Tải bản đầy đủ (.pdf) (70 trang)

Gigabyte b560 hd3 rev1 0

Bạn đang xem bản rút gọn của tài liệu. Xem và tải ngay bản đầy đủ của tài liệu tại đây (2.2 MB, 70 trang )

5

4

Model Name: B560 HD3

D

C

D

l
a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t


b
o
a
n
g
i
G Do
REALTEK 8118 LAN

Realtek ALC897
REAR AUDIO JACK
CPU POWER-1
CPU POWER-1
F_PANEL, NCT3933
IT5702
PCH/AUDIO/DEBUG/C_LED1/2
D_LED1/D_LED2
SMBUS SWITCH
EMI-ESD
POWER MAP
NTC MAP

DL_DQ1 DK_DQ1 DJ_DQ1 DI_DQ1

DH_DQ1 DG_DQ1 DF_DQ1

VCORE

CHOKE


DK

DJ

DI

DH

DG

DF

12

11

10

9

8

7

6

CHOKE

B


DB_DQ1

VCORE

DX_DQ1

VCCGT

1

DX_DL1

DA_DQ1

1

DA

PCH

DC_DQ1

2

DB

DANTC1

DD_DQ1


3

DC

CPU SOCKET

DrMOS
DE_DQ1

DL

DBNTC1

A

HDMI, DP
DP_VGA SWITCH
REAR USB 30

Gigabyte Technology
Title
Size
Custom
Date:

5

C

VRM_TEMP


DrMOS

4

VCORE_PSTAGE-1_L=0.15u
VCORE_PSTAGE-2_L=0.15u
POSCAP_0+0_H510-B560
VCCGT_PSTAGE_L=0.15u
VCCSA_MOS
VCCIO-Ferrite-Z系系
VCCIO2-Ferrite-Z系系
RT8237_DDR_B560
RT8120_VPP_CHOKE-合合
NCP81269_VCC18_PCH
RT8068_VCC1V8_PRIM
DISCRETE POWER
ATX POWER , A_-PROCHOT

DVI

DD

M.2 x4 (P)
COM,LPT,TPM, THB
ISL69269_L=0.15u

rev 1.0

1


TITLE
GL850S_ F_USB20 X4
KB_MS, F_USB30

5

A

TITLE
COVER SHEET
BOM & PCB MODIFY HISTORY
BLOCK DIAGRAM
CPU_LGA1200-A
CPU_LGA1200-B-DDR4
CPU_LGA1200-C
CPU_LGA1200-D
DDR 4 CHANNEL A
DDR 4 CHANNEL B
PCH CLK,DMI,CNVI
PCH SPI,USB
PCH PCIE,SATA
PCH ESPI,MISC
PCH GPP,HDA
PCH PWR, GND
Heatsink
ITE ITE8689
HWM
FAN CTRL-CFL-SIO_5 FAN
Single BIOS for CS mode

PCI EXPRESS X16 SLOT
PCI EXPRESS X4 SLOT(PCH)
PCI EXPRESS X1 *2
RT2168 DP TO VGA
M.2 x4 (A)

2

SHEET
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70

71
72

DE

B

SHEET
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22

23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

3


4

3

2

Cover Sheet
Document Number

Rev

B560 HD3 Sheet
Tuesday, January 26, 2021
1

1.0
1

of

70


8

7

6

5


Model Name: B560 HD3

rev1.0

4

3

2

Circuit or PCB layout change
DATE
Change Item

1

Reason

D

D

Component value change history
Data
Change Item
2020/07/09

Update AUDIO & LED 模模


2020/07/14

Update SIO 模模, ADD OR16~20

2020/08/13

Update Audio ALC1200 to ALC1220
Update PCH 模模(R011_200812)

2020/08/18

Update PCH POWER模模模模模模
DGR6 不不不, DGQ14 & DGR5 不不
Update CPU POWER 模模模模模模
NPA_R14模改2.8K/4/1, NPA_R16 模改1.8K/4/1

C

2020/09/02

intel 500 note rev 0.3

2020.12.23

1.0 BOM Release

PCB: 1.0

2021.01.13


1.0 BOM Release

PCB: 1.0

2021.01.27

1.0 BOM Release

PCB: 1.0

2020/09/02

l
a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y

t
b
o
a
n
g
i
G Do
Reason

C

電電 10u 0603 16V 全全模改10u 0805 16V(FAN & LED)

B

1. COUPON2 5VDUAL --> GND (P.44)
2. PWM ADD LCOATION : DAR162 (P.30)
3. DP (P.47)
4. DP SWITCH (P.48)
5. USB20 N_+USBP/N2 (P.11)
6. LAN ESD 5VDUAL -->3VDUAL_LAN1
7. WR104 VCCST_VCCPLL--> VCCSTG
8. SMBUS SWITCH BOM CHECK !!

1. PWM 00R-->24R
2. IT5702 20R主主 A1R 替主
3. BOM: 9MB56HD3-00-10A-->9MB56HD3-00-10B
4. U4 REMOVE
1. location : OR27 remove

2. BOM: 9MB56HD3-00-10B-->9MB56HD3-00-10C

B

A

A

Title

BOM & PCB MODIFY HISTORY
Size
Document Number
Custom
Date:
8

7

6

5

4

3

Rev

B560 HD3


Wednesday, January 27, 2021
2

1.0
Sheet

2
1

of

70


8

7

6

5

4

3

2

1


REV:0.1
CHOKE與CAP主料料料

VCC1V8_PRIM

VCC1V8_PRIM
D

3VDUAL

NPB_R1
8.2K/4/X

NPB_R2

n
e
d
i
f
n y
o
C
p
o
e
t
C
y

t
b
o
a
n
g
i
G Do

VIN_VCC1V8P

0/6/SHT/30/M/X

NPB_C3

1

NPB_C9
NPB_ZD1
AZ2225-01L/SOD323

10u/6/X5R/6.3V/M
10u/6/X5R/6.3V/M

NPB_C4
1u/6/X7R/16V/K

C

l

a
ti

VCC1V8P_EN

9
10

PVIN
PVIN

8

SVIN

5

VCC1V8_PRIM

PGOOD

EN

LX

1

LX

2


LX

3

FB

6

NC

7

VCC1V8P_PHASE

NPB_R3
2K/4/1

VCC1V8P_ADJ

<63> VCC1V8P_ADJ

GND

11

NPB_R4
1K/4/1

ADDRESS=2A

VREF=03

NPB_C1
22u/6/X5R/6.3V/M/X

VOUT = 1.8V
ICCMAX = 2.07A

NPB_L1
1.0uH/15A/S/6.7m

NPB_U1

4

<41> VCC1V8P_GD

5VSB

D

L=1u
DCR=7.4 mohm
Isat=15A
Idc=12A

請請請CHOKE一一一一請.先先先.
請請請請請ripple後後後後後後不不

NPB_C2

22p/4/NPO/50V/J

C

RT8068AZQW/WDFN-10L
NPB_C10
1u/4/X5R/6.3V/K/X

B

PWR SEQ

VCC1V8_PRIM CAP

5VDUALcheck power

NPB_R5
8.2K/4/X

B

22u*4PCS

VCC1V8_PRIM

不不
VCC1V8P_EN

NPB_C5
22u/6/X5R/6.3V/M


NPB_C6
22u/6/X5R/6.3V/M

NPB_C7
22u/6/X5R/6.3V/M

NPB_C8
22u/6/X5R/6.3V/M

connect to PCH pin AD46
<11,41> SLP_SUS_N

NPB_R6

VCC1V8P_EN

0/4

A

A

Title

RT8068_VCC1V8_PRIM
Size
Document Number
Custom


Rev

1.0

B560 HD3

Date:
8

7

6

5

4

3

Tuesday, January 26, 2021
2

Sheet

2

of
1

70



5

4

3

2

BLOCK DIAGRAM
PCI EXPRESS X16
D

DP
VGA

CHANNEL A
DDR4 DIMM X 2
PCIE-16 gen3

HDMI

DDI3

DVI

DDI2

SWITCH


REALTEK 8118 LAN

DDR4 BUS

INTEL LGA1200

DDI1

l
a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o

a
n
g
i
G Do
PCIE-4 gen4

PCIE-1 gen3

FDI

Rear - 4 USB 3.0,
2 USB 2.0
C

Front - 2 USB 3.0,
6 USB 2.0
GL850 USB2.0 HUB
GL850 USB2.0 HUB

1

CHANNEL B
DDR4 DIMM X 2

D

M2P

DMI


USB 2.0/3.0

USB 2.0/3.0

USB 2.0

USB 2.0

PCI EXPRESSX4

PCIE-1 gen3

PCI EXPRESSX1_1/1_2

PCIE-1 gen3

B

PCH
(B560)

C

SATA / PCIE

SATAIII X6

SATA III / II


M.2A SLOT

SPI BUS

LPC BUS

SPI SINGLE BIOS(256M)

LPC I/O ITE8689
B

AZALIA BUS

I/O PORTS :
COM

KB/PS2

Realtek ALC897

AUDIO PORTS :
LIN_ OUT

LINE_IN

SURR BACK

CEN/LFE

FRONT AUDIO

MIC
SURR

FRONT PANEL /
CPU/SYS FAN
COM / LPT

A

A

Gigabyte Technology
Title

BLOCK DIAGRAM
Size
C
Date:
5

4

3

2

Document Number

Rev


B560 HD3 Sheet
Tuesday, January 26, 2021
1

1.0
3

of

70


5

4

SKT_H4

LGA1200E
<10> N_CPUCLK
<10> N_-CPUCLK
<10> N_CPUPCIBCLK
<10> N_-CPUPCIBCLK
VCCST_VCCPLL
<10> N_24MCLK
<10> N_-24MCLK
WR4
56.2/4/1

D


<30>
<30>
<30>
<17,30>

-PVIDALRT
PVIDSLCK
PVIDSOUT
A_-PROCHOT

LGA1151

N_CPUCLK
N_-CPUCLK

U1
T1

N_CPUPCIBCLK
N_-CPUPCIBCLK

T4
T3

PCI_BCLKP
PCI_BCLKN

N_24MCLK
N_-24MCLK


U8
U7

CLK24P
CLK24N

BCLKP
BCLKN

CFG[0]
CFG[1]
CFG[2]
CFG[3]
CFG[4]
CFG[5]
CFG[6]
CFG[7]
CFG[8]
CFG[9]
CFG[10]
CFG[11]
CFG[12]
CFG[13]
CFG[14]
CFG[15]

WR2
100/4/1
WR5

WR7
WR1
WR81

A_-PVIDALRT_R
220/4/1
0/4/SHT/M/X A_PVIDSLCK_R
0/4/SHT/M/X A_PVIDSOUT_R
A_-PHOT
499/4/1

A14
C14
B14
A16

VIDALERT#
VIDSCK
VIDSOUT
PROCHOT#

AC33
AC37
B13

<39> DDR_VTT_CTL
<14> A_-SKTOCC
<12,17> N_PCH_VRMPWRGD
VCCST_VCCPLL


DDR_VTT_CNTL
SKTOCC#
VCCST_PW RGD

WR34
6.04K/4/1
WR3
2.8K/4/1

WR70
1K/4/1
<10,68> N_CPUPWROK
<12> N_-CPURST
<12> A_PMSYNC
<12> A_PMDOWN
<12,17> A_PECI
<17> A_-THRMTRIP

A_PMSYNC
WR82 20/4/1

A_PMDOWN_R

A_-THRMTRIP

WBC123
1n/4/X7R/50V/K

C


3

D14
T7
C15
D13
A15
AF3

PROCPW RGD
RESET#
PM_SYNC
PM_DOW N
PECI
THERMTRIP#

D16

CATERR#

NOA_STBP_1
NOA_STBN_1
NOA_STBP_0
NOA_STBN_0

R35
R34
J37
J36


MBP_N_3
MBP_N_2
MBP_N_1
MBP_N_0

R32
T32
L40
L38

PROC_TDO
PROC_TDI
PROC_TMS
PROC_TCK
PROC_TRST

N40
N39
L39
M40
N38

5 OF 12

VCCST

WR26
1K/4/1

LGA1200D


To
DDPB

<48>
<48>
<48>
<48>
<48>
<48>
<48>
<48>

CML_S_IP

<48> DDI1_AUX
<48> DDI1_AUX-

B

To
DDP1

To
DDP2

<54>
<54>
<54>
<54>

<54>
<54>
<54>
<54>

<47>
<47>
<47>
<47>
<47>
<47>
<47>
<47>

F39
F38
G40
G39
H38
H39
J39
J40

DDI1_TX0
DDI1_TX0DDI1_TX1
DDI1_TX1DDI1_TX2
DDI1_TX2DDI1_TX3
DDI1_TX3-

DVI_TX2

DVI_TX2DVI_TX1
DVI_TX1DVI_TX0
DVI_TX0DVI_TXC
DVI_TXC-

HDMI_TX2
HDMI_TX2HDMI_TX1
HDMI_TX1HDMI_TX0
HDMI_TX0HDMI_TXC
HDMI_TXC-

DVI

HDMI

DDI1_TXP[0]
DDI1_TXN[0]
DDI1_TXP[1]
DDI1_TXN[1]
DDI1_TXP[2]
DDI1_TXN[2]
DDI1_TXP[3]
DDI1_TXN[3]

K39
K38

DDI1_AUXP
DDI1_AUXN


F35
F36
E36
E37
D37
D38
G36
G37

DDI2_TXP[0]
DDI2_TXN[0]
DDI2_TXP[1]
DDI2_TXN[1]
DDI2_TXP[2]
DDI2_TXN[2]
DDI2_TXP[3]
DDI2_TXN[3]

H36
H35

DDI2_AUXP
DDI2_AUXN

A37
B37
C38
B38
D40
C40

E39
E40

DDI3_TXP[0]
DDI3_TXN[0]
DDI3_TXP[1]
DDI3_TXN[1]
DDI3_TXP[2]
DDI3_TXN[2]
DDI3_TXP[3]
DDI3_TXN[3]

B36
C36

DDI3_AUXP
DDI3_AUXN

BMAP_REV=1.0

WR47
WR36
WR43
WR46

1K/4/1/X
1K/4/1/X
1K/4/1/X
1K/4/1/X


EDP_TXP[0]
EDP_TXN[0]
EDP_TXP[1]
EDP_TXN[1]
EDP_TXP[2]
EDP_TXN[2]
EDP_TXP[3]
EDP_TXN[3]

M15
M14
N15
N14
L14
L15
L13
K13

EDP_AUXP
EDP_AUXN

K12
K11

EDP_DISP_UTIL

L37

DP_OBS


B39

PROC_AUDIO_CLK
PROC_AUDIO_SDI
PROC_AUDIO_SDO

LGA1200C
CML_S_IP
BMAP_REV=1.0

AB39

Bifurcation Config.
1K/4/1/X

1x16
1x16 Reversed
2x8
2x8 Reversed
1x8+2x4
1x8+2x4 Reversed

VCCSTG
VCCST_VCCPLL

M9
N9
M10A_AZ_CPU_SDI_R WR85

20/4/1


PEG_RXP[0]
PEG_RXN[0]

PEG_TXP[0]
PEG_TXN[0]

A8
B8

PA_EXP_TXP0
PA_EXP_TXN0

PA_EXP_RXP1 F11
PA_EXP_RXN1 G11

PEG_RXP[1]
PEG_RXN[1]

PEG_TXP[1]
PEG_TXN[1]

B7
C7

PA_EXP_TXP1
PA_EXP_TXN1

PEG_RXP[2]
PEG_RXN[2]


PEG_TXP[2]
PEG_TXN[2]

A6
A5

PA_EXP_TXP2
PA_EXP_TXN2

PEG_RXP[3]
PEG_RXN[3]

PEG_TXP[3]
PEG_TXN[3]

B5
B4

PA_EXP_TXP3
PA_EXP_TXN3

PA_EXP_RXP3 F9
PA_EXP_RXN3 G9

Signals Lanes
CFG[6] CFG[5] CFG[2]
1
1
1

1
0
0

1
1
0
0
0
0

WR30
51/4/1/X

A_TDO <13>
A_TDI <13>
A_TMS <13>
A_TCK <13>
A_-TRST <10>

A_-HPREQ <12>
A_-HPRDY <12>

A_CPU_ID

WR11
51/4/1

PA_EXP_RXP0 G12
PA_EXP_RXN0 H12


PA_EXP_RXP2 G10
PA_EXP_RXN2 H10

1
0
1
0
1
0

PA_EXP_RXP4 J9
PA_EXP_RXN4 K9

l
a
ti

PA_EXP_RXP5 E7
PA_EXP_RXN5 E6
PA_EXP_RXP6 F6
PA_EXP_RXN6 F5

WR9
51/4/1/X

WR21

8.2K/4/1


WR22

8.2K/4/1/X

PA_EXP_RXP7 G7
PA_EXP_RXN7 G6

PEG_RXP[4]
PEG_RXN[4]

PEG_TXP[4]
PEG_TXN[4]

C4
C3

PA_EXP_TXP4
PA_EXP_TXN4

PEG_RXP[5]
PEG_RXN[5]

PEG_TXP[5]
PEG_TXN[5]

D3
D2

PA_EXP_TXP5
PA_EXP_TXN5


PEG_RXP[6]
PEG_RXN[6]

PEG_TXP[6]
PEG_TXN[6]

E2
E1

PA_EXP_TXP6
PA_EXP_TXN6

PEG_RXP[7]
PEG_RXN[7]

PEG_TXP[7]
PEG_TXN[7]

F3
F2

PA_EXP_TXP7
PA_EXP_TXN7

G2
G1

PA_EXP_TXP8
PA_EXP_TXN8


PA_EXP_RXP8 H5
PA_EXP_RXN8 H6

PEG_RXP[8]
PEG_RXN[8]

PEG_TXP[8]
PEG_TXN[8]

PA_EXP_RXP9 J6
PA_EXP_RXN9 J7

PEG_RXP[9]
PEG_RXN[9]

PEG_TXP[9]
PEG_TXN[9]

H3
H2

PA_EXP_TXP9
PA_EXP_TXN9
PA_EXP_TXP10
PA_EXP_TXN10

PA_EXP_RXP10 K5
PA_EXP_RXN10 K6


PEG_RXP[10]
PEG_RXN[10]

PEG_TXP[10]
PEG_TXN[10]

J2
J1

PA_EXP_RXP11 L6
PA_EXP_RXN11 L7

PEG_RXP[11]
PEG_RXN[11]

PEG_TXP[11]
PEG_TXN[11]

K3
K2

PA_EXP_TXP11
PA_EXP_TXN11

PA_EXP_RXP12 M5
PA_EXP_RXN12M6

PEG_RXP[12]
PEG_RXN[12]


PEG_TXP[12]
PEG_TXN[12]

L2
L1

PA_EXP_TXP12
PA_EXP_TXN12

PA_EXP_RXP13 N6
PA_EXP_RXN13 N7

PEG_RXP[13]
PEG_RXN[13]

PEG_TXP[13]
PEG_TXN[13]

M3
M2

PA_EXP_TXP13
PA_EXP_TXN13
PA_EXP_TXP14
PA_EXP_TXN14
PA_EXP_TXP15
PA_EXP_TXN15

PA_EXP_RXP14 P5
PA_EXP_RXN14 P6


PEG_RXP[14]
PEG_RXN[14]

PEG_TXP[14]
PEG_TXN[14]

N2
N1

PA_EXP_RXP15 R6
PA_EXP_RXN15 R7

PEG_RXP[15]
PEG_RXN[15]

PEG_TXP[15]
PEG_TXN[15]

P3
P2

D

C

A_CPU_ID <30,37,38>

* CPU_ID
1: RKL -->VCCIO=1.0V

0: CML -->VCCIO=0V

N_PCH_VRMPWRGD

DP

SKL_CFG4
SKL_CFG5
SKL_CFG6
SKL_CFG7

3VDUAL

WR27
1K/4/1/X

A_-PROCHOT

1K/4/1/X

K35
L34

CPU-SK/1200/S/GF

VCCSTG

WR54

WR112

100/4/1

1

CFG[13]: 1=VCCSA Fixed Mode / 0=SVID Mode

SKL_CFG2

SKL_CFG13 WR111

2

CFG[4]: 1=eDP enable / 0=eDP disable
CFG[7]: 1=PEG Train immediately following RESET
0=PEG Wait for BIOS

n
e
d
i
f
n y
o
C
p
o
e
t
C
y

t
b
o
a
n
g
i
G Do

PROC_PREQ
PROC_PRDY
CPU_ID

WBC47
1n/4/X7R/50V/K

L35
K36
M35
N35
N37
P36
R36
P37
N34
L36
M37
P34
M38
N36

P38
P39

檢檢模檢檢檢模模
The CFG signals
default value of
'1'

<10> A_DMI_0RXP
<10> A_DMI_0RXN

N_AZCPU_SCLK <13>
N_AZCPU_SDOUT <13>
A_AZ_CPU_SDI <13>

A_DMI_0RXP
A_DMI_0RXN

AD4
AD5

<10> A_DMI_1RXP
<10> A_DMI_1RXN

A_DMI_1RXP AD7
A_DMI_1RXN AD8

<10> A_DMI_2RXP
<10> A_DMI_2RXN


A_DMI_2RXP AC5
A_DMI_2RXN AC6

<10> A_DMI_3RXP
<10> A_DMI_3RXN

A_DMI_3RXP AB6
A_DMI_3RXN AB7

DMI_TXP[0]
DMI_TXN[0]

AF1
AF2

A_DMI_0TXP
A_DMI_0TXN

DMI_RXP[1]
DMI_RXN[1]

DMI_TXP[1]
DMI_TXN[1]

AE2
AE3

A_DMI_1TXP
A_DMI_1TXN


DMI_RXP[2]
DMI_RXN[2]

DMI_TXP[2]
DMI_TXN[2]

AD1
AD2

A_DMI_2TXP
A_DMI_2TXN
A_DMI_3TXP
A_DMI_3TXN

DMI_RXP[0]
DMI_RXN[0]

DMI_RXP[3]
DMI_RXN[3]

DMI_TXP[3]
DMI_TXN[3]

AC2
AC3

AA7
AA8

DMI_RXP[4]

DMI_RXN[4]

DMI_TXP[4]
DMI_TXN[4]

AB4
AB3

Y6
Y7

DMI_RXP[5]
DMI_RXN[5]

DMI_TXP[5]
DMI_TXN[5]

AA5
AA4

W5
W6

DMI_RXP[6]
DMI_RXN[6]

DMI_TXP[6]
DMI_TXN[6]

Y4

Y3

V4
V5

DMI_RXP[7]
DMI_RXN[7]

DMI_TXP[7]
DMI_TXN[7]

W3
W2

3 OF 12

A_DMI_0TXP <10>
A_DMI_0TXN <10>
A_DMI_1TXP <10>
A_DMI_1TXN <10>
A_DMI_2TXP <10>
A_DMI_2TXN <10>
A_DMI_3TXP <10>
A_DMI_3TXN <10>

B

<28> PEGX4_RXP0
<28> PEGX4_RXN0


H15
J15

PEGx4_RXP[0]
PEGx4_RXN[0]

PEGx4_TXP[0]
PEGx4_TXN[0]

A12
B12

PEGX4_TXP0 <28>
PEGX4_TXN0 <28>

<28> PEGX4_RXP1
<28> PEGX4_RXN1

E15
F15

PEGx4_RXP[1]
PEGx4_RXN[1]

PEGx4_TXP[1]
PEGx4_TXN[1]

B11
C11


PEGX4_TXP1 <28>
PEGX4_TXN1 <28>

<28> PEGX4_RXP2
<28> PEGX4_RXN2

G14
H14

PEGx4_RXP[2]
PEGx4_RXN[2]

PEGx4_TXP[2]
PEGx4_TXN[2]

C10
D10

PEGX4_TXP2 <28>
PEGX4_TXN2 <28>

<28> PEGX4_RXP3
<28> PEGX4_RXN3

F13
G13

PEGx4_RXP[3]
PEGx4_RXN[3]


PEGx4_TXP[3]
PEGx4_TXN[3]

B9
C9

PEGX4_TXP3 <28>
PEGX4_TXN3 <28>

4 OF 12
PA_EXP_TXP[0..15]

CPU-SK/1200/S/GF

1.2

若若不不CODEC一出出料出,請先先CLK and SDO對對電對。

PA_EXP_TXN[0..15]

A

PA_EXP_RXP[0..15]
PA_EXP_RXN[0..15]

PA_EXP_TXP[0..15] <21>
CPU-SK/1200/S/GF

PA_EXP_TXN[0..15] <21>


A

PA_EXP_RXP[0..15] <21>
PA_EXP_RXN[0..15] <21>

Gigabyte Technology
Title

CPU LGA1200-A

5

4

3

2

Size
Custom

Document Number

Date:

Tuesday, January 26, 2021

Rev

1.0


B560 HD3

Sheet
1

4

of

70


5

4

3

2

CML_S_IP

LGA1200A

SKT_H4

LGA1200B

LGA1200


BMAP_REV=1.0

MDA5
MDA4
MDA7
MDA3
MDA1
MDA0
MDA2
MDA6
MDA8
MDA13
MDA10
MDA14
MDA9
MDA12
MDA15
MDA11
MDA21
MDA20
MDA22
MDA17
MDA19
MDA16
MDA18
MDA23
MDA28
MDA24
MDA31

MDA30
MDA25
MDA29
MDA26
MDA27
MDA36
MDA37
MDA34
MDA38
MDA33
MDA32
MDA35
MDA39
MDA40
MDA45
MDA47
MDA46
MDA41
MDA44
MDA43
MDA42
MDA48
MDA50
MDA52
MDA54
MDA53
MDA51
MDA49
MDA55
MDA56

MDA58
MDA60
MDA62
MDA59
MDA61
MDA63
MDA57

D

C

B

<8> VREF_CA1
<8> VREF_CA0

VREF_CA1
VREF_CA0

AE39
AE38
AH39
AH38
AF40
AE40
AH40
AG40
AK39
AK40

AN39
AM40
AL40
AK38
AN40
AN38
AR39
AR40
AV39
AU40
AR38
AT40
AW 38
AV38
AV36
AY36
AV33
AY34
AY35
AW 36
AY33
AW 33
AW 11
AV11
AY7
AY8
AW 9
AW 10
AV7
AW 7

AW 5
AY5
AW 2
AW 3
AY4
AV5
AV1
AV2
AT1
AN1
AT3
AP1
AT2
AN3
AR1
AN2
AL2
AH1
AL3
AJ1
AH3
AL1
AH2
AK1

DDR0_DQ[0]
DDR0_DQ[1]
DDR0_DQ[2]
DDR0_DQ[3]
DDR0_DQ[4]

DDR0_DQ[5]
DDR0_DQ[6]
DDR0_DQ[7]
DDR0_DQ[8]
DDR0_DQ[9]
DDR0_DQ[10]
DDR0_DQ[11]
DDR0_DQ[12]
DDR0_DQ[13]
DDR0_DQ[14]
DDR0_DQ[15]
DDR0_DQ[16]/DDR0_DQ[32]
DDR0_DQ[18]/DDR0_DQ[33]
DDR0_DQ[18]/DDR0_DQ[34]
DDR0_DQ[19]/DDR0_DQ[35]
DDR0_DQ[20]/DDR0_DQ[36]
DDR0_DQ[21]/DDR0_DQ[37]
DDR0_DQ[22]/DDR0_DQ[38]
DDR0_DQ[23]/DDR0_DQ[39]
DDR0_DQ[24]/DDR0_DQ[40]
DDR0_DQ[25]/DDR0_DQ[41]
DDR0_DQ[26]/DDR0_DQ[42]
DDR0_DQ[27]/DDR0_DQ[43]
DDR0_DQ[28]/DDR0_DQ[44]
DDR0_DQ[29]/DDR0_DQ[45]
DDR0_DQ[30]/DDR0_DQ[46]
DDR0_DQ[31]/DDR0_DQ[47]
DDR0_DQ[32]/DDR1_DQ[0]
DDR0_DQ[33]/DDR1_DQ[1]
DDR0_DQ[34]/DDR1_DQ[2]

DDR0_DQ[35]/DDR1_DQ[3]
DDR0_DQ[36]/DDR1_DQ[4]
DDR0_DQ[37]/DDR1_DQ[5]
DDR0_DQ[38]/DDR1_DQ[6]
DDR0_DQ[39]/DDR1_DQ[7]
DDR0_DQ[40]/DDR1_DQ[8]
DDR0_DQ[41]/DDR1_DQ[9]
DDR0_DQ[42]/DDR1_DQ[10]
DDR0_DQ[43]/DDR1_DQ[11]
DDR0_DQ[44]/DDR1_DQ[12]
DDR0_DQ[45]/DDR1_DQ[13]
DDR0_DQ[46]/DDR1_DQ[14]
DDR0_DQ[47]/DDR1_DQ[15]
DDR0_DQ[48]/DDR1_DQ[32]
DDR0_DQ[49]/DDR1_DQ[33]
DDR0_DQ[50]/DDR1_DQ[34]
DDR0_DQ[51]/DDR1_DQ[35]
DDR0_DQ[52]/DDR1_DQ[36]
DDR0_DQ[53]/DDR1_DQ[37]
DDR0_DQ[54]/DDR1_DQ[38]
DDR0_DQ[55]/DDR1_DQ[39]
DDR0_DQ[56]/DDR1_DQ[40]
DDR0_DQ[57]/DDR1_DQ[41]
DDR0_DQ[58]/DDR1_DQ[42]
DDR0_DQ[59]/DDR1_DQ[43]
DDR0_DQ[60]/DDR1_DQ[44]
DDR0_DQ[61]/DDR1_DQ[45]
DDR0_DQ[62]/DDR1_DQ[46]
DDR0_DQ[63]/DDR1_DQ[47]


AK30
AM32
AJ32
AK32
AL32
AM31
AM30
AL30

DDR0_ECC[7]
DDR0_ECC[6]
DDR0_ECC[5]
DDR0_ECC[4]
DDR0_ECC[3]
DDR0_ECC[2]
DDR0_ECC[1]
DDR0_ECC[0]

AC38
AC40

DDR_VREF_CA_1
DDR_VREF_CA_0

1

DDR0_CKP[0]
DDR0_CKN[0]
DDR0_CKP[1]
DDR0_CKN[1]

DDR0_CKP[2]
DDR0_CKN[2]
DDR0_CKP[3]
DDR0_CKN[3]

AU24
AV24
AY23
AW 23
AT19
AU19
AY18
AW 18

M_DCLKA0
M_-DCLKA0
M_DCLKA1
M_-DCLKA1
M_DCLKA2
M_-DCLKA2
M_DCLKA3
M_-DCLKA3

DDR0_CKE[0]
DDR0_CKE[1]
DDR0_CKE[2]
DDR0_CKE[3]

AY31
AW 31

AV30
AV31

CKEA0
CKEA1
CKEA2
CKEA3

DDR0_CS#[0]
DDR0_CS#[1]
DDR0_CS#[2]
DDR0_CS#[3]

AY15
AY13
AV15
AV13

M_-CSA0
M_-CSA1
M_-CSA2
M_-CSA3

DDR0_ODT[0]
DDR0_ODT[1]
DDR0_ODT[2]
DDR0_ODT[3]

AY14
AV14

AU14
AT14

MODT_A0
MODT_A1
MODT_A2
MODT_A3

DDR0_BA[0]/DDR0_CAB[4]/DDR0_BA[0]
DDR0_BA[1]/DDR0_CAB[6]/DDR0_BA[1]

AY16
AW 17

SBAA0
SBAA1

DDR0_BA[2]/DDR0_CAA[5]/DDR0_BG[0]
DDR0_MA[14]/DDR0_CAA[9]/DDR0_BG[1]

AV29
AW 29

BG_A0
BG_A1

AV16
AW 16
AU16


MAAA16
MAAA14
MAAA15

DDR0_MA[0]/DDR0_CAB[9]/DDR0_MA[0]
DDR0_MA[1]/DDR0_CAB[8]/DDR0_MA[1]
DDR0_MA[2]/DDR0_CAB[5]/DDR0_MA[2]
DDR0_MA[3]
DDR0_MA[4]
DDR0_MA[5]/DDR0_CAA[0]/DDR0_MA[5]
DDR0_MA[6]/DDR0_CAA[2]/DDR0_MA[6]
DDR0_MA[7]/DDR0_CAA[4]/DDR0_MA[7]
DDR0_MA[8]/DDR0_CAA[3]/DDR0_MA[8]
DDR0_MA[9]/DDR0_CAA[1]/DDR0_MA[9]
DDR0_MA[10]/DDR0_CAB[7]/DDR0_MA[10]
DDR0_MA[11]/DDR0_CAA[7]/DDR0_MA[11]
DDR0_MA[12]/DDR0_CAA[6]/DDR0_MA[12]
DDR0_MA[13]/DDR0_CAB[0]/DDR0_MA[13]

AU18
AY25
AY24
AW 25
AV25
AY26
AV26
AY27
AW 27
AY28
AU17

AV27
AV28
AW 14

MAAA0
MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13

DDR0_MA[15]/DDR0_CAA[8]/DDR0_ACT#
DDR0_PAR
DDR0_ALERT#

AY30
AV18
AY29

DDR0_DQSP[7]/DDR1_DQSP[5]
DDR0_DQSN[7]/DDR1_DQSN[5]
DDR0_DQSP[6]/DDR1_DQSP[4]

DDR0_DQSN[6]/DDR1_DQSN[4]
DDR0_DQSP[5]/DDR1_DQSP[1]
DDR0_DQSN[5]/DDR1_DQSN[1]
DDR0_DQSP[4]/DDR1_DQSP[0]
DDR0_DQSN[4]/DDR1_DQSN[0]
DDR0_DQSP[3]/DDR0_DQSP[5]
DDR0_DQSN[3]/DDR0_DQSN[5]
DDR0_DQSP[2]/DDR0_DQSP[4]
DDR0_DQSN[2]/DDR0_DQSN[4]
DDR0_DQSP[1]
DDR0_DQSN[1]
DDR0_DQSP[0]
DDR0_DQSN[0]

AJ3
AK3
AP3
AR3
AV3
AV4
AV8
AV9
AV34
AV35
AU38
AT38
AM38
AL38
AG38
AF38


DDR0_DQSP[8]
DDR0_DQSN[8]

1 OF12
CPU-SK/1200/S/GF

CKEA0
CKEA1
CKEA2
CKEA3

MDB4
MDB5
MDB1
MDB6
MDB3
MDB7
MDB0
MDB2
MDB13
MDB8
MDB14
MDB10
MDB9
MDB12
MDB15
MDB11
MDB17
MDB20

MDB22
MDB19
MDB16
MDB21
MDB23
MDB18
MDB28
MDB29
MDB30
MDB27
MDB24
MDB25
MDB31
MDB26
MDB37
MDB33
MDB34
MDB39
MDB36
MDB32
MDB38
MDB35
MDB40
MDB45
MDB42
MDB46
MDB44
MDB41
MDB47
MDB43

MDB52
MDB53
MDB54
MDB48
MDB49
MDB51
MDB55
MDB50
MDB58
MDB60
MDB62
MDB59
MDB57
MDB56
MDB63
MDB61

<8>
<8>
<8>
<8>
<8>
<8>
<8>
<8>

<8>
<8>
<8>
<8>


M_-CSA0
M_-CSA1
M_-CSA2
M_-CSA3

<8>
<8>
<8>
<8>

AD34
AD35
AE36
AF36
AG35
AG34
AD36
AG36
AJ36
AJ35
AL36
AM35
AK36
AJ34
AM36
AM34
AT36
AP36
AT34

AP33
AR36
AT35
AR33
AT33
AP31
AT31
AT29
AP28
AR31
AT30
AR28
AT28
AT12
AR12
AT10
AR10
AP12
AT11
AP10
AN10
AR8
AT8
AT5
AT6
AP8
AT7
AP5
AR5
AM8

AM7
AK6
AM5
AM6
AK7
AK5
AL5
AF7
AH8
AG5
AF6
AH6
AH7
AF5
AH5

DDR1_DQ[0]/DDR0_DQ[16]
DDR1_DQ[1]/DDR0_DQ[17]
DDR1_DQ[2]/DDR0_DQ[18]
DDR1_DQ[3]/DDR0_DQ[19]
DDR1_DQ[4]/DDR0_DQ[20]
DDR1_DQ[5]/DDR0_DQ[21]
DDR1_DQ[6]/DDR0_DQ[22]
DDR1_DQ[7]/DDR0_DQ[23]
DDR1_DQ[8]/DDR0_DQ[24]
DDR1_DQ[9]/DDR0_DQ[25]
DDR1_DQ[10]/DDR0_DQ[26]
DDR1_DQ[11]/DDR0_DQ[27]
DDR1_DQ[12]/DDR0_DQ[28]
DDR1_DQ[13]/DDR0_DQ[29]

DDR1_DQ[14]/DDR0_DQ[30]
DDR1_DQ[15]/DDR0_DQ[31]
DDR1_DQ[16]/DDR0_DQ[48]
DDR1_DQ[17]/DDR0_DQ[49]
DDR1_DQ[18]/DDR0_DQ[50]
DDR1_DQ[19]/DDR0_DQ[51]
DDR1_DQ[20]/DDR0_DQ[52]
DDR1_DQ[21]/DDR0_DQ[53]
DDR1_DQ[22]/DDR0_DQ[54]
DDR1_DQ[23]/DDR0_DQ[55]
DDR1_DQ[24]/DDR0_DQ[56]
DDR1_DQ[25]/DDR0_DQ[57]
DDR1_DQ[26]/DDR0_DQ[58]
DDR1_DQ[27]/DDR0_DQ[59]
DDR1_DQ[28]/DDR0_DQ[60]
DDR1_DQ[29]/DDR0_DQ[61]
DDR1_DQ[30]/DDR0_DQ[62]
DDR1_DQ[31]/DDR0_DQ[63]
DDR1_DQ[32]/DDR1_DQ[16]
DDR1_DQ[33]/DDR1_DQ[17]
DDR1_DQ[34]/DDR1_DQ[18]
DDR1_DQ[35]/DDR1_DQ[19]
DDR1_DQ[36]/DDR1_DQ[20]
DDR1_DQ[37]/DDR1_DQ[21]
DDR1_DQ[38]/DDR1_DQ[22]
DDR1_DQ[39]/DDR1_DQ[23]
DDR1_DQ[40]/DDR1_DQ[24]
DDR1_DQ[41]/DDR1_DQ[25]
DDR1_DQ[42]/DDR1_DQ[26]
DDR1_DQ[43]/DDR1_DQ[27]

DDR1_DQ[44]/DDR1_DQ[28]
DDR1_DQ[45]/DDR1_DQ[29]
DDR1_DQ[46]/DDR1_DQ[30]
DDR1_DQ[47]/DDR1_DQ[31]
DDR1_DQ[48]
DDR1_DQ[49]
DDR1_DQ[50]
DDR1_DQ[51]
DDR1_DQ[52]
DDR1_DQ[53]
DDR1_DQ[54]
DDR1_DQ[55]
DDR1_DQ[56]
DDR1_DQ[57]
DDR1_DQ[58]
DDR1_DQ[59]
DDR1_DQ[60]
DDR1_DQ[61]
DDR1_DQ[62]
DDR1_DQ[63]

AM26
AM27
AL28
AK28
AM28
AL26
AK26
AJ28


DDR1_ECC[7]
DDR1_ECC[6]
DDR1_ECC[5]
DDR1_ECC[4]
DDR1_ECC[3]
DDR1_ECC[2]
DDR1_ECC[1]
DDR1_ECC[0]

l
a
ti

n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o

a
n
g
i
G Do

DDR0_RAS#/DDR0_CAB[3]/DDR0_MA[16]
DDR0_W E#/DDR0_CAB[2]/DDR0_MA[14]
DDR0_CAS#/DDR0_CAB[1]/DDR0_MA[15]

DDR CHANNEL A

M_DCLKA0
M_-DCLKA0
M_DCLKA1
M_-DCLKA1
M_DCLKA2
M_-DCLKA2
M_DCLKA3
M_-DCLKA3

AJ30
AJ31

SBAA0 <8>
SBAA1 <8>

BG_A0 <8>
BG_A1 <8>


M_-ACT_A <8>
M_DDR_PARA <8>
M_-ALERT_A <8>

M_DQSA7
M_-DQSA7
M_DQSA6
M_-DQSA6
M_DQSA5
M_-DQSA5
M_DQSA4
M_-DQSA4
M_DQSA3
M_-DQSA3
M_DQSA2
M_-DQSA2
M_DQSA1
M_-DQSA1
M_DQSA0
M_-DQSA0

<9> VREF_CA3
<9> VREF_CA2

VREF_CA3 AB40
VREF_CA2 AC39

DDR_VREF_CA_3
DDR_VREF_CA_2


DDR1_CKP[0]
DDR1_CKN[0]
DDR1_CKP[1]
DDR1_CKN[1]
DDR1_CKP[2]
DDR1_CKN[2]
DDR1_CKP[3]
DDR1_CKN[3]

AT23
AU23
AV22
AU22
AT21
AU21
AU20
AV20

M_DCLKB0
M_-DCLKB0
M_DCLKB1
M_-DCLKB1
M_DCLKB2
M_-DCLKB2
M_DCLKB3
M_-DCLKB3

DDR1_CKE[0]
DDR1_CKE[1]
DDR1_CKE[2]

DDR1_CKE[3]

AT25
AR26
AT26
AP26

CKEB0
CKEB1
CKEB2
CKEB3

DDR1_CS#[0]
DDR1_CS#[1]
DDR1_CS#[2]
DDR1_CS#[3]

AN17
AN15
AR16
AM15

M_-CSB0
M_-CSB1
M_-CSB2
M_-CSB3

DDR1_ODT[0]
DDR1_ODT[1]
DDR1_ODT[2]

DDR1_ODT[3]

AM17 MODT_B0
AP14 MODT_B1
AM16 MODT_B2
AM14 MODT_B3

DDR1_BA[0]/DDR1_CAB[4]/DDR1_BA[0]
DDR1_BA[1]/DDR1_CAB[6]/DDR1_BA[1]

AP18
AN19

SBAB0
SBAB1

DDR1_BA[2]/DDR1_CAA[5]/DDR1_BG[0]
DDR1_MA[14]/DDR1_CAA[9]/DDR1_BG[1]

AM23
AM22

BG_B0
BG_B1

DDR1_RAS#/DDR1_CAB[3]/DDR1_MA[16]
DDR1_W E#/DDR1_CAB[2]/DDR1_MA[14]
DDR1_CAS#/DDR1_CAB[1]/DDR1_MA[15]

AM18 MAAB16

AP17 MAAB14
AP16 MAAB15

DDR1_MA[0]/DDR1_CAB[9]/DDR1_MA[0]
DDR1_MA[1]/DDR1_CAB[8]/DDR1_MA[1]
DDR1_MA[2]/DDR1_CAB[5]/DDR1_MA[2]
DDR1_MA[3]
DDR1_MA[4]
DDR1_MA[5]/DDR1_CAA[0]/DDR1_MA[5]
DDR1_MA[6]/DDR1_CAA[2]/DDR1_MA[6]
DDR1_MA[7]/DDR1_CAA[4]/DDR1_MA[7]
DDR1_MA[8]/DDR1_CAA[3]/DDR1_MA[8]
DDR1_MA[9]/DDR1_CAA[1]/DDR1_MA[9]
DDR1_MA[10]/DDR1_CAB[7]/DDR1_MA[10]
DDR1_MA[11]/DDR1_CAA[7]/DDR1_MA[11]
DDR1_MA[12]/DDR1_CAA[6]/DDR1_MA[12]
DDR1_MA[13]/DDR1_CAB[0]/DDR1_MA[13]

AP19
AP20
AR20
AM20
AP21
AN21
AR22
AM21
AP22
AN23
AR18
AP23

AR24
AP15

DDR1_MA[15]/DDR1_CAA[8]/DDR1_ACT#
DDR1_PAR
DDR1_ALERT#

AP25
AM19
AP24

DDR1_DQSP[7]
DDR1_DQSN[7]
DDR1_DQSP[6]
DDR1_DQSN[6]
DDR1_DQSP[5]/DDR1_DQSP[3]
DDR1_DQSN[5]/DDR1_DQSN[3]
DDR1_DQSP[4]/DDR1_DQSP[2]
DDR1_DQSN[4]/DDR1_DQSN[2]
DDR1_DQSP[3]/DDR0_DQSP[7]
DDR1_DQSN[3]/DDR0_DQSN[7]
DDR1_DQSP[2]/DDR0_DQSP[6]
DDR1_DQSN[2]/DDR0_DQSN[6]
DDR1_DQSP[1]/DDR0_DQSP[3]
DDR1_DQSN[1]/DDR0_DQSN[3]
DDR1_DQSP[0]/DDR0_DQSP[2]
DDR1_DQSN[0]/DDR0_DQSN[2]

AF8
AG8

AK8
AL8
AP6
AP7
AN11
AN12
AP29
AP30
AP34
AP35
AL34
AK34
AF34
AE34

DDR1_DQSP[8]
DDR1_DQSN[8]

AJ27
AJ26

DDR CHANNEL B

M_DCLKB0
M_-DCLKB0
M_DCLKB1
M_-DCLKB1
M_DCLKB2
M_-DCLKB2
M_DCLKB3

M_-DCLKB3
CKEB0
CKEB1
CKEB2
CKEB3

<9>
<9>
<9>
<9>
<9>
<9>
<9>
<9>

D

<9>
<9>
<9>
<9>

M_-CSB0
M_-CSB1
M_-CSB2
M_-CSB3

<9>
<9>
<9>

<9>

SBAB0 <9>
SBAB1 <9>
BG_B0 <9>
BG_B1 <9>

MAAB0
MAAB1
MAAB2
MAAB3
MAAB4
MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13

C

M_-ACT_B <9>
M_DDR_PARB <9>
M_-ALERT_B <9>

M_DQSB7
M_-DQSB7

M_DQSB6
M_-DQSB6
M_DQSB5
M_-DQSB5
M_DQSB4
M_-DQSB4
M_DQSB3
M_-DQSB3
M_DQSB2
M_-DQSB2
M_DQSB1
M_-DQSB1
M_DQSB0
M_-DQSB0

B

2 OF 12

CPU-SK/1200/S/GF

<8> MODT_A[0..3]
<9> MODT_B[0..3]

<8> MDA[0..63]
<9> MDB[0..63]

MODT_A[0..3]
MODT_B[0..3]
MDA[0..63]

MDB[0..63]
M_DQSA[0..7]

<8> M_DQSA[0..7]
<8> M_-DQSA[0..7]
A

<8> MAAA[0..16]

黑黑cover

<9> MAAB[0..16]
<9> M_DQSB[0..7]

LGA1200
ILM_BP_CR/1200/BKNI/[12KRC-SF0001-83R_12KRC-SF0001-84R]

<9> M_-DQSB[0..7]

M_-DQSA[0..7]
A

MAAA[0..16]
MAAB[0..16]
M_DQSB[0..7]

Gigabyte Technology

M_-DQSB[0..7]
Title


CPU LGA1200-B

5

4

3

2

Size
Custom

Document Number

Date:

Tuesday, January 26, 2021

Rev

1.0

B560 HD3

Sheet
1

5


of

70


5

4

3

2

1

VCCSA
VCCGT
WBC56
22u/6/X5R/6.3V/M

WBC57
22u/6/X5R/6.3V/M

DCC56
22u/6/X5R/6.3V/M

AA32
AA34
AA35

AA36
AA37
AA38
AB32
AB33
AB34
AB35
AB36
AC32
AD32
AE32
AF32
AG32
R40
T37
T38
T39
T40
U33
U34
U35
U36
U37
U38
U39
U40
V32
V33
V34
V36

V38
V40
W 32
W 34
W 35
W 36
W 37
W 38
Y32
Y33
Y34
Y36
Y38

請CPU SOCKET (TOP LAYER)
D

VCCSA

WBC52
47u/8/X5R/6.3V/M/X

請CPU SOCKET (Bottom LAYER)
change footprint to C0805-L-1
VCCIO2

VCCIO2

WBC77
22u/6/X5R/6.3V/M


WBC78
22u/6/X5R/6.3V/M

請CPU SOCKET (TOP LAYER)

VCCIO2
C

WBC70
22u/6/X5R/6.3V/M/X

WBC71
22u/6/X5R/6.3V/M/X

WBC72
22u/6/X5R/6.3V/M

請CPU SOCKET (Bottom LAYER)

VCCIO

LGA1200J

SKT_H4

VCCGT
VCCGT
VCCGT
VCCGT

VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT

VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT
VCCGT

VCCGT_SENSE
VSSGT_SENSE

AB37
AB38

VCCIO2

AJ9
AK10
AK11
AL10
AL11

VCCIO_1_2
VOUT = 0.95V
IOUT = 9.5A


VCCIO

<30> VCCSA_SENSE
<38> VCCIO2_SENSE
<37> VCCIO_SENSE

AR14
AT24
AU15
AU25
AV17
AV19
AV23
AW 13
AW 15
AW 24
AW 26
AW 28
AW 30
AY17

VCCDDQ_EDGECAP2
VCCDDQ_EDGECAP1

AM13
AM24

l
a

ti

VCCIO_2
VCCIO_2
VCCIO_2
VCCIO_2
VCCIO_2
VCCIO_1
VCCIO_1
VCCIO_1
VCCIO_1

AA3
AB8
AC1
AC7
AD6
U5
V3
V7
W1
W7
W8

VCCIO_0
VCCIO_0
VCCIO_0
VCCIO_0
VCCIO_0
VCCIO_0

VCCIO_0
VCCIO_0
VCCIO_0
VCCIO_0
VCCIO_0

C6
AE4
D5

VCCSA_SENSE
VCCIO_1_2_SENSE
VCCIO_0_SENSE

D6

<30,37> VSSSA_VIO_SENSE

VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ
VCCDDQ

VCCDDQ
VCCDDQ

VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA
VCCSA

n
e
d
i
f
n y
o
C
p
o
e
t

C
y
t
b
o
a
n
g
i
G Do
AK25
AL12
AL24
AM12

VCCIO_0
VOUT = 0.95V FOR CML
VOUT = 1.05V FOR RKL
IOUT = 8A

VDDQ

LGA1200

B3
B6
D1
G3
H1
L11

L12
L3
M1
M11
M12
N11
N12
N13

VCCGT_SENSE <30>
VSSGT_SENSE <30>

SKT_H4

LGA1200K

VCCSA

LGA1200

D

+VCCDDQ_EDGECAP2
+VCCDDQ_EDGECAP1
VCCST

WR87

0/4


VCCST
VCCST
VCCST

U2
V1
V2

VCCSFR

R1

VCCSFR

AU13
AU27

VCCSFR_OC

VCCSFR_OC

VCCSTG
VCCSTG

R2
R3

VCCSTG

VCCSTG


VCCFPGM0
VCCFPGM1
VCCFPGM2

R4
T5
T6

VCCSFR_OC
VCCSFR_OC

VCCST_VCCPLL

VCCST
WR125

VCCFPGM

WR104

0/4

0/4

VCCST_VCCPLL

VCCSTG

C


WBC124
1u/4/X5R/6.3V/K

VSS_SA_VCCIO_0_SENSE
VCCSFR_OC

WR86

0/4/X

WR95

0/4

WBC96
47u/8/X5R/6.3V/M

10 OF 12

VDDQ
VCCPLL_OC

CPU-SK/1200/S/GF

CPU-SK/1200/S/GF

10 OF 12

WBC53

22u/6/X5R/6.3V/M

WBC54
22u/6/X5R/6.3V/M

WBC59
22u/6/X5R/6.3V/M

SKT_H4

LGA1200L

LGA1200

請CPU SOCKET (TOP LAYER)

K16
G16

H8

AU32
AN25

B

+VCCDDQ_EDGECAP2

+VCCDDQ_EDGECAP1


WBC75
22u/6/X5R/6.3V/M

P33
R33
J4
L4

WBC76
22u/6/X5R/6.3V/M

請CPU SOCKET (Bottom LAYER)

A_RTCCLK

U4
3VDUAL_PCH
<10> A_SUSCLK

A_SUSCLK

6
4
2

VCCB
B
GND

VCCA

A
DIR

1
3
5

WR114

VCCST_VCCPLL
0/4/X A_RTCCLK

74AVC1T45GW/SC70/S/[10TA1-150145-00R]/X

FIVR_PROBE_ANA_1
FIVR_PROBE_ANA_0

THERMDA2
THERMDC2

AH33
AH32

EXTBGREF

THERMDA1
THERMDC1

D8
F8


DDR_VIEW _1
DDR_VIEW _0

CPU_TRIGGEROUT
CPU_TRIGGERIN

PEG_VIEW _3
PEG_VIEW _2
PE16_AMON2_PEG_VIEW _1
PE16_AMON1_PEG_VIEW _0

P8
M8

PE4_AMON2
PE4_AMON1

G4
E4

DMI_AMON2
DMI_AMON1

J11
J13

CPU_EDM_1
CPU_EDM_0


B15

H_RTCCLK

VCCCOREG5
VCCCOREG4
RSVD_M16
RSVD_M33
RSVD_N4
RSVD_T33

<10> N_CPURTCCLK

WR113

0/4

33/4

B

A_CPU_PCH_TO <11>
N_PCH_CPU_TI <11>

AL18
L33
M16
M33
N4
T33


12 OF 12
CPU-SK/1200/S/GF

*CML增增,RKL才才才才
A

WTP3

D12 A_CPU_PCH_TO_R WR88
E12

A_RTCCLK

A

Gigabyte Technology
Title

CPU LGA1200-C

5

4

3

2

Size

Custom

Document Number

Date:

Tuesday, January 26, 2021

Rev

1.0

B560 HD3

Sheet
1

6

of

70


5

VCORE

D


C

A17
A18
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
A34
A35
AJ12
AJ13
AJ14
AJ15
AJ16
AJ17
AJ18
AJ19
AJ20
AJ21
AJ22
AJ23
AJ24

AK13
AK14
AK15
AK16
AK17
AK18
AK19
AK20
AK21
AK22
AK23
B17
B18
B23
B25
B27
B29
B31
B33
B35
C17

LGA1200I

4

SKT_H4

VCORE


LGA1151

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

C18
C19
C20
C21
C22
C23
C24
C25
C26
C27
C28
C29
C30
C31
C32
C33
C34

C35
D17
D19
D21
D23
D25
D27
D29
D31
D33
D34
D35
E17
E18
E19
E20
E21
E22
E23
E24
E25
E26
E27
E28
E29
E30
E31
E32
E33
E34

F17
F19
F21

LGA1200M

VCORE

LGA1200F

VCORE

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

VCCCORE
VCCCORE
VCCCORE

J34
K17
K19
K21
K23
K25
K27
K29
K31
K32
K33
L17
L18
L19
L20
L21
L22
L23
L24
L25
L26
L27
L28
L29
L30
L31

L32
M17
M19
M21
M23
M25
M27
M29
M31
M32
N17
N18
N19
N20
N21
N22
N23
N24
N25
N26
N27
N28
N29
N30
N32

VCCCORE_SENSE
VSSCORE_SENSE

B16

C16

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE
VCCCORE

CPU-SK/1200/S/GF
9 OF 12

2

SKT_H4


LGA1200

F23
F25
F27
F29
F31
F33
G17
G18
G19
G20
G21
G22
G23
G24
G25
G26
G27
G28
G29
G30
G31
G32
G33
G34
H17
H19
H21
H23

H25
H27
H29
H31
H33
J17
J18
J19
J20
J21
J22
J23
J24
J25
J26
J27
J28
J29
J30
J31
J32
J33

3

CPU-SK/1200/S/GF
9 OF 12

SKT_H4


LGA1200G

LGA1151

A13
A36
A38
A4
A7
AA33
AA6
AB5
AC34
AC35
AC36
AC4
AC8
AD3
AD33
AD37
AD38
AD39
AD40
AE1
AE33
AE35
AE37
AE5
AE6
AE7

AE8
AF33
AF35
AF37
AF39
AF4
AG1
AG2
AG3
AG33
AG37
AG39
AG4
AG6
AG7
AH34
AH35
AH36
AH37
AH4
AJ11
AJ2
AJ25
AJ29
AJ33
AJ37
AJ38
AJ39
AJ4
AJ40

AJ5
AJ6
AJ7
AJ8
AK12
AK2
AK24
AK27
AK29

SKT_H4

LGA1200H

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

AK31
AK33
AK35
AK37
AK4
AK9
AL13
AL14
AL15
AL16

AL17
AL19
AL20
AL21
AL22
AL23
AL25
AL27
AL29
AL31
AL33
AL35
AL37
AL39
AL4
AL6
AL7
AL9
AM1
AM10
AM11
AM2
AM25
AM29
AM3
AM33
AM37
AM39
AM4
AM9

AN13
AN14
AN16
AN18
AN20
AN22
AN24
AN26
AN27
AN28
AN29
AN30
AN31
AN32
AN33
AN34
AN35
AN36
AN37
AN4
AN5
AN6
AN7
AN8
AN9

AP11
AP13
AP2
AP27

AP32
AP37
AP38
AP39
AP4
AP40
AP9
AR11
AR13
AR15
AR17
AR19
AR2
AR21
AR23
AR25
AR27
AR29
AR30
AR32
AR34
AR35
AR37
AR4
AR6
AR7
AR9
AT13
AT15
AT16

AT17
AT18
AT20
AT22
AT27
AT32
AT37
AT39
AT4
AT9
AU1
AU10
AU11
AU12
AU2
AU26
AU28
AU29
AU3
AU30
AU31
AU33
AU34
AU35
AU36
AU37
AU39
AU4
AU5
AU6

AU7

SKT_H4

LGA1151

LGA1151

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

l
a
i
t
n
e
d
i
f
n y

o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do
VCORE_VCC_SEN <30>
VCORE_VSS_SEN <30>

1

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

AU8
AU9
AV10

AV12
AV21
AV32
AV37
AV6
AW 12
AW 32
AW 34
AW 35
AW 37
AW 4
AW 6
AW 8
AY12
AY3
AY32
AY6
B10
B24
B26
B28
B30
B32
B34
C12
C13
C2
C37
C39
C5

C8
D11
D15
D18
D20
D22
D24
D26
D28
D30
D32
D36
D39
D4
D7
D9
E10
E11
E13
E14
E16
E3
E35
E38
E5
E8
E9
F1
F10
F12

F14
F16

F18
F20
F22
F24
F26
F28
F30
F32
F34
F37
F4
F40
F7
G15
G35
G38
G5
G8
H11
H13
H16
H18
H20
H22
H24
H26
H28

H30
H32
H34
H37
H4
H40
H7
H9
J10
J12
J14
J16
J3
J35
J38
J5
J8
K1
K10
K14
K15
K18
K20
K22
K24
K26
K28
K30
K34
K37

K4
K40
K7
K8
L10
L16
L5
L8

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VCC
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS

L9
M13
M18
M20
M22
M24
M26
M28
M30
M34
M36
M39
M4
M7
N10
N16
N3
N33
N5
N8
P1
P32
P35

P4
P40
P7
R37
R38
R39
R5
R8
T2
T34
T35
T36
T8
U3
U32
U4
U6
V35
V37
V39
V6
V8
W 33
W4
Y35
Y37
Y5
Y8

D


C

8 OF 12

CPU-SK/1200/S/GF

B

B

6 OF 12

CPU-SK/1200/S/GF
CPU-SK/1200/S/GF
7 OF 12

A

A

Gigabyte Technology
Title

CPU LGA1200-D

5

4


3

2

Size
Custom

Document Number

Date:

Tuesday, January 26, 2021

Rev

1.0

B560 HD3

Sheet
1

7

of

70


8


7

6

5

4

DDR4_A1

3

2

1

DDR4_A2
VDDQ

Rev:0.1

77
221

VTT
VTT

RFU
RFU

RFU

2
4
6
9
11
13
15
17
20
22
24
26
28
31
33
35
37
39
42
44
46
48
50
53
55
57
94
96

98
101
103
105
107
109
112
114
116
118
120
123
125
127
129
131
134
136
138
147
149
151
154
156
158
160
162
165
167
169

171
173
176
178
180
182
184
187
189
191
193
195
198
200
202
239
241
243
246
248
250
252
254
257
259
261
263
265
268
270

272
274
276
279
281
283

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

NC2_SAVE*1

59
61
64
67
70
73
76
80
83
85
88
90
92
204
206
209

212
215
217
220
223
226
229
231
233
236

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

VDD
VDD
VDD
VDD
VDD
VDD
VDD

142
143
286
287
288

VPP
VPP
VPP
VPP
VPP

1
145

12V3_NC
12V3_NC

146

VREFCA


284
238
140
139
285
141

VDDSPD
SA2_RFU
SA1
SA0
SDA
SCL

224
81
207
63

BA1
BA0
BG1
BG0

<5> M_-DCLKA1
<5> M_DCLKA1
<5> M_-DCLKA0
<5> M_DCLKA0

219

218
75
74

CK1/NU*
CK1/NU
CK0*
CK0

<5> M_-CSA1
<5> M_-CSA0

235
237
93
89
84

<5> CKEA1
<5> CKEA0

DDRVTT

D

MODT_A[0..3]

<5> MODT_A[0..3]

MDA[0..63]


<5> MDA[0..63]

MAAA[0..16]

<5> MAAA[0..16]

M_DQSA[0..7]

<5> M_DQSA[0..7]

M_-DQSA[0..7]

<5> M_-DQSA[0..7]

C

VDDQ

B

VPP_25V

MAC11

1u/4/X5R/6.3V/K
MAC16

VREF_DDRA0


0.1u/4/X7R/16V/K

VPP_25V

<9,17,63,64,67>
<9,17,63,64,67>

SMB_SW_SD0
SMB_SW_SC0
<5>
<5>
<5>
<5>

<5> MAAA[0..16]
A

MA0_SA2
MA0_SA1
MA0_SA0
SMB_SW_SD0
SMB_SW_SC0

SBAA1
SBAA0
BG_A1
BG_A0

MAAA0
MAAA1

MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
MAAA16

ODT1
ODT0
PARITY
RESET*
EVENT*
ALERT*
ACT*

DDRVTT
VDDQ

230
91
87

222
58
78
208
62

MODT_A1
MODT_A0

CH_A0

49
194
56
201
47
192
54
199

DQS0
DQS0*

153
152

M_DQSA0
M_-DQSA0

DQS1

DQS1*

164
163

M_DQSA1
M_-DQSA1

DQS2
DQS2*

175
174

M_DQSA2
M_-DQSA2

DQS3
DQS3*

186
185

M_DQSA3
M_-DQSA3

DQS4
DQS4*

245

244

M_DQSA4
M_-DQSA4

DQS5
DQS5*

256
255

M_DQSA5
M_-DQSA5

DQS6
DQS6*

267
266

M_DQSA6
M_-DQSA6

DQS7
DQS7*

278
277

M_DQSA7

M_-DQSA7

DQS8
DQS8*

197
196

DM0/DQS9_DBI0
NC/DQS9*

7
8

DM1/DQS10_DBI1
NC/DQS10*

18
19

DM2/DQS11_DBI2
NC/DQS11*

29
30

DM3/DQS12_DBI3
NC/DQS12*

40

41

DM4/DQS13_DBI4
NC/DQS13*

99
100

DM5/DQS14_DBI5
NC/DQS14*

110
111

DM6/DQS15_DBI6
NC/DQS15*

121
122

DM7/DQS16_DBI7
NC/DQS16*

132
133

DM8/DQS17_DBI8
NC/DQS17*

51

52

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27

DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57

DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

5
150
12
157
3
148
10
155
16
161
23
168
14
159
21
166
27
172
34
179
25
170
32

177
38
183
45
190
36
181
43
188
97
242
104
249
95
240
102
247
108
253
115
260
106
251
113
258
119
264
126
271
117

262
124
269
130
275
137
282
128
273
135
280

MODT_A1 <5>
MODT_A0 <5>
M_DDR_PARA <5>
-DDR3_RST <9,10>

MAR19
240/4/1

M_-ALERT_A <5>
M_-ACT_A <5>

CB0_NC
CB1_NC
CB2_NC
CB3_NC
CB4_NC
CB5_NC
CB6_NC

CB7_NC

77
221

VTT
VTT

RFU
RFU
RFU

2
4
6
9
11
13
15
17
20
22
24
26
28
31
33
35
37
39

42
44
46
48
50
53
55
57
94
96
98
101
103
105
107
109
112
114
116
118
120
123
125
127
129
131
134
136
138
147

149
151
154
156
158
160
162
165
167
169
171
173
176
178
180
182
184
187
189
191
193
195
198
200
202
239
241
243
246
248

250
252
254
257
259
261
263
265
268
270
272
274
276
279
281
283

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

NC2_SAVE*1

59
61
64
67
70
73

76
80
83
85
88
90
92
204
206
209
212
215
217
220
223
226
229
231
233
236

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

142
143
286
287
288

VPP
VPP
VPP
VPP
VPP


ODT1
ODT0
PARITY
RESET*
EVENT*
ALERT*
ACT*

MDA0
MDA1
MDA2
MDA3
MDA4
MDA5
MDA6
MDA7
MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19
MDA20
MDA21

MDA22
MDA23
MDA24
MDA25
MDA26
MDA27
MDA28
MDA29
MDA30
MDA31
MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46
MDA47
MDA48
MDA49
MDA50
MDA51

MDA52
MDA53
MDA54
MDA55
MDA56
MDA57
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63

VDDQ

VPP_25V

1
145

12V3_NC
12V3_NC

146

VREFCA

MA1_SA2
MA1_SA1
MA1_SA0

SMB_SW_SD0
SMB_SW_SC0

284
238
140
139
285
141

VDDSPD
SA2_RFU
SA1
SA0
SDA
SCL

224
81
207
63

BA1
BA0
BG1
BG0

<5> M_-DCLKA3
<5> M_DCLKA3
<5> M_-DCLKA2

<5> M_DCLKA2

219
218
75
74

CK1/NU*
CK1/NU
CK0*
CK0

C_2_NC
S3_N_C
S2_N_C
S1_N
S0_N

<5> M_-CSA3
<5> M_-CSA2

235
237
93
89
84

C_2_NC
S3_N_C
S2_N_C

S1_N
S0_N

203
60

CKE1
CKE0

<5> CKEA3
<5> CKEA2

203
60

CKE1
CKE0

79
72
216
71
214
213
69
211
68
66
225
210

65
232
228
86
82
234

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
A14_WE*
A15_CAS*
A16_RAS*
A17_NC

79
72
216
71

214
213
69
211
68
66
225
210
65
232
228
86
82
234

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
A14_WE*

A15_CAS*
A16_RAS*
A17_NC

MAC42

0.1u/4/X7R/16V/K

MAC43

0.1u/4/X7R/16V/K

VPP_25V

<9,17,63,64,67>
<9,17,63,64,67>

SMB_SW_SD0
SMB_SW_SC0
<5>
<5>
<5>
<5>

SBAA1
SBAA0
BG_A1
BG_A0

MAAA0

MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10
MAAA11
MAAA12
MAAA13
MAAA14
MAAA15
MAAA16

<5> MAAA[0..16]

MA0_SA0
MA0_SA1
MA0_SA2

* 移則 short pad

BLK

* 黑黑 雙雙雙
7


227
205
144
VDDQ

230
MODT_A3
MODT_A2

91
87
222
58
78
208
62

CH_A1

MODT_A3 <5>
MODT_A2 <5>
M_DDR_PARA <5>
-DDR3_RST <9,10>

MABC4
0.1u/4/X7R/16V/K

49
194
56

201
47
192
54
199

DQS0
DQS0*

153
152

M_DQSA0
M_-DQSA0

DQS1
DQS1*

164
163

M_DQSA1
M_-DQSA1

DQS2
DQS2*

175
174


M_DQSA2
M_-DQSA2

DQS3
DQS3*

186
185

M_DQSA3
M_-DQSA3

DQS4
DQS4*

245
244

M_DQSA4
M_-DQSA4

DQS5
DQS5*

256
255

M_DQSA5
M_-DQSA5


DQS6
DQS6*

267
266

M_DQSA6
M_-DQSA6

DQS7
DQS7*

278
277

M_DQSA7
M_-DQSA7

DQS8
DQS8*

197
196

MR23

<5>

MR24
24.9/4/1


MAR117
2K/4/1

Footprint :R0402-2-SHORT20

VREF_DDRA1

MR27

MAR118
2K/4/1

2.2/4

VREF_CA1

<5>

MC21
0.022u/4/X7R/25V/K

比公 2ohm

D

MR28
24.9/4/1

l

a
ti

VDDQ Decouple
VDDQ

VDDQ
MABC18
1u/4/X5R/6.3V/K

MABC38
0.1u/4/X7R/16V/K

MABC15
0.1u/4/X7R/16V/K

MABC39
0.1u/4/X7R/16V/K

MABC11
0.1u/4/X7R/16V/K

MASC3
1u/4/X5R/6.3V/K
VDDQ

VDDQ
MASC4
0.1u/4/X7R/16V/K


MABC37
1u/4/X5R/6.3V/K

MASC1
1u/4/X5R/6.3V/K

MABC34
1u/4/X5R/6.3V/K

MASC2
1u/4/X5R/6.3V/K

VDDQ
MABC35
1u/4/X5R/6.3V/K

MABC10
22u/6/X5R/6.3V/M

DM0/DQS9_DBI0
NC/DQS9*

7
8

DM1/DQS10_DBI1
NC/DQS10*

18
19


DM2/DQS11_DBI2
NC/DQS11*

29
30

DM3/DQS12_DBI3
NC/DQS12*

40
41

DM4/DQS13_DBI4
NC/DQS13*

99
100

DM5/DQS14_DBI5
NC/DQS14*

110
111

DM6/DQS15_DBI6
NC/DQS15*

121
122


MABC19
MABC20

0.47U/2/X5R/6.3V/K
1u/4/X5R/6.3V/K

DM7/DQS16_DBI7
NC/DQS16*

132
133

MABC14
MABC30

1u/4/X5R/6.3V/K
1u/4/X5R/6.3V/K

DM8/DQS17_DBI8
NC/DQS17*

51
52

MABC13
MABC12
MABC16

0.47U/2/X5R/6.3V/K

1u/4/X5R/6.3V/K
1u/4/X5R/6.3V/K

DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26

DQ27
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56

DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63

VDDQ

MDA0
MDA1
MDA2
MDA3
MDA4
MDA5
MDA6
MDA7
MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15
MDA16
MDA17
MDA18
MDA19

MDA20
MDA21
MDA22
MDA23
MDA24
MDA25
MDA26
MDA27
MDA28
MDA29
MDA30
MDA31
MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46
MDA47
MDA48
MDA49

MDA50
MDA51
MDA52
MDA53
MDA54
MDA55
MDA56
MDA57
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63

5
150
12
157
3
148
10
155
16
161
23
168
14
159
21

166
27
172
34
179
25
170
32
177
38
183
45
190
36
181
43
188
97
242
104
249
95
240
102
247
108
253
115
260
106

251
113
258
119
264
126
271
117
262
124
269
130
275
137
282
128
273
135
280

MABC17
1u/4/X5R/6.3V/K

MABC21
1u/4/X5R/6.3V/K
MABC8
2.2u/4/X5R/6.3V/M

VDDQ


DDRVTT Decouple
DDRVTT
DDRVTT
MABC25
0.1u/4/X7R/16V/K

MABC24
1u/4/X5R/6.3V/K

MABC28
0.1u/4/X7R/16V/K

若 Power source 端 PWM IC
已若已請 , 則料則則
B

VDDQ

VDDQ

MABC56
22u/6/X5R/6.3V/M
MABC57
22u/6/X5R/6.3V/M
MABC58
22u/6/X5R/6.3V/M
MABC59
22u/6/X5R/6.3V/M
MABC60
22u/6/X5R/6.3V/M

MABC61
22u/6/X5R/6.3V/M
MABC62
22u/6/X5R/6.3V/M

MABC41
0.1u/4/X7R/16V/K
MABC42
0.1u/4/X7R/16V/K
MABC43
0.1u/4/X7R/16V/K
MABC44
0.1u/4/X7R/16V/K
MABC45
0.1u/4/X7R/16V/K

MABC46
0.1u/4/X7R/16V/K
MABC47
0.1u/4/X7R/16V/K
MABC48
0.1u/4/X7R/16V/K
MABC49
0.1u/4/X7R/16V/K
MABC50
0.1u/4/X7R/16V/K

VDDQ
MABC51
0.1u/4/X7R/16V/K

MABC52
0.1u/4/X7R/16V/K
MABC53
0.1u/4/X7R/16V/K
MABC54
0.1u/4/X7R/16V/K
MABC55
0.1u/4/X7R/16V/K

比比比比一請已請

Capture Value

SOC series

黑黑

UD series

橘黑
SMD
SMD
黑黑

DDR4/288/BK/VA/S/G15/4ROW/LONG
DDR4/288/OR/VA/S/G15/4ROW/LONG

深深黑

DDR4/288/BK/VA/D/G15/ONE LATCH/LONG

DDR4/288/GY/VA/D/G15/ONE LATCH/LONG

Gaming series

黑黑
鮮鮮

DDR4/288/BK/VA/D/G15/ONE LATCH/LONG
DDR4/288/RE/VA/D/G15/ONE LATCH/LONG

G1.Sniper

黑黑
綠黑

DDR4/288/BK/VA/D/G15/ONE LATCH/LONG
DDR4/288/GE/VA/D/G15/ONE LATCH/LONG

A

VPP_25V

Gigabyte Technology
Title

DDR4 CHANNEL A
Size
Document Number
Custom


Footprint : DDR4-288P-STH-34C22P-3
4

MABC9
22u/6/X5R/6.3V/M
MABC22
1u/4/X5R/6.3V/K

MABC23
0.1u/4/X7R/16V/K

CHANNEL A1
SA2:0=001

GY

C

若 Power source 端 PWM IC
已若已請 , 則料則則

VDDQ

MA1_SA0
MA1_SA1
MA1_SA2

VDDQ
MABC36
1u/4/X5R/6.3V/K


DDR4

* 黑黑 雙雙雙
5

VREF_CA0
MC19
0.022u/4/X7R/25V/K

VDDQ

MABC63
0.1u/4/X7R/16V/K

DDR4/288/GY/VA/D/GF/TWO LATCH

Footprint : DDR4-288P-STH-34C22P-3

2.2/4

比公 2ohm

* 移則 short pad

CHANNEL A0
SA2:0=000
6

Footprint :R0402-2-SHORT20


VREF_DDRA0

MAR20
240/4/1

M_-ALERT_A <5>
M_-ACT_A <5>

CB0_NC
CB1_NC
CB2_NC
CB3_NC
CB4_NC
CB5_NC
CB6_NC
CB7_NC

MAR15
2K/4/1

MAR16
2K/4/1

n
e
d
i
f
n y

o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do

VDDQ

VREF_DDRA1

DDR4/288/BK/VA/D/GF/TWO LATCH

8

227
205
144

Date:

3

2

Rev

1.0

B560 HD3
Sheet
1

8

of

70


5

4

3

2

1

DDR4_B2

DDR4_B1

Rev:0.1
77
221

DDRVTT

D

MODT_B[0..3]

<5> MODT_B[0..3]

MDB[0..63]

<5> MDB[0..63]

MAAB[0..16]

<5> MAAB[0..16]

M_DQSB[0..7]

<5> M_DQSB[0..7]

M_-DQSB[0..7]

<5> M_-DQSB[0..7]


C

VDDQ

B

VPP_25V

MAC12
MAC15

2
4
6
9
11
13
15
17
20
22
24
26
28
31
33
35
37
39
42

44
46
48
50
53
55
57
94
96
98
101
103
105
107
109
112
114
116
118
120
123
125
127
129
131
134
136
138
147
149

151
154
156
158
160
162
165
167
169
171
173
176
178
180
182
184
187
189
191
193
195
198
200
202
239
241
243
246
248
250

252
254
257
259
261
263
265
268
270
272
274
276
279
281
283

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

59
61
64
67
70
73
76
80
83

85
88
90
92
204
206
209
212
215
217
220
223
226
229
231
233
236

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

142
143
286
287
288

VPP
VPP
VPP
VPP
VPP

1
145


12V3_NC
12V3_NC

NC2_SAVE*1
ODT1
ODT0
PARITY
RESET*
EVENT*
ALERT*
ACT*

146

VREFCA

MB0_SA2
MB0_SA1
MB0_SA0
SMB_SW_SD0
SMB_SW_SC0

284
238
140
139
285
141

VDDSPD

SA2_RFU
SA1
SA0
SDA
SCL

<5> SBAB1
<5> SBAB0
<5> BG_B1
<5> BG_B0

224
81
207
63

BA1
BA0
BG1
BG0

<5> M_-DCLKB1
<5> M_DCLKB1
<5> M_-DCLKB0
<5> M_DCLKB0

219
218
75
74


CK1/NU*
CK1/NU
CK0*
CK0

<5> M_-CSB1
<5> M_-CSB0

235
237
93
89
84

C_2_NC
S3_N_C
S2_N_C
S1_N
S0_N

203
60

CKE1
CKE0

79
72
216

71
214
213
69
211
68
66
225
210
65
232
228
86
82
234

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13

A14_WE*
A15_CAS*
A16_RAS*
A17_NC

0.1u/4/X7R/16V/K

SMB_SW_SD0
SMB_SW_SC0

<5> CKEB1
<5> CKEB0
A

RFU
RFU
RFU

VREF_DDRB0

0.1u/4/X7R/16V/K

VPP_25V
<8,17,63,64,67>
<8,17,63,64,67>

VTT
VTT

MAAB0

MAAB1
MAAB2
MAAB3
MAAB4
MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13
MAAB14
MAAB15
MAAB16

<5> MAAB[0..16]

VTT
VTT

RFU
RFU
RFU

2
4
6
9

11
13
15
17
20
22
24
26
28
31
33
35
37
39
42
44
46
48
50
53
55
57
94
96
98
101
103
105
107
109

112
114
116
118
120
123
125
127
129
131
134
136
138
147
149
151
154
156
158
160
162
165
167
169
171
173
176
178
180
182

184
187
189
191
193
195
198
200
202
239
241
243
246
248
250
252
254
257
259
261
263
265
268
270
272
274
276
279
281
283


VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS

NC2_SAVE*1

59
61
64
67
70
73
76
80
83
85
88
90
92
204
206
209
212
215
217
220
223
226

229
231
233
236

VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD

VDD

142
143
286
287
288

VPP
VPP
VPP
VPP
VPP

1
145

12V3_NC
12V3_NC

146

VREFCA

284
238
140
139
285
141


VDDSPD
SA2_RFU
SA1
SA0
SDA
SCL

224
81
207
63

BA1
BA0
BG1
BG0

<5> M_-DCLKB3
<5> M_DCLKB3
<5> M_-DCLKB2
<5> M_DCLKB2

219
218
75
74

CK1/NU*
CK1/NU

CK0*
CK0

<5> M_-CSB3
<5> M_-CSB2

235
237
93
89
84

C_2_NC
S3_N_C
S2_N_C
S1_N
S0_N

203
60

CKE1
CKE0

79
72
216
71
214
213

69
211
68
66
225
210
65
232
228
86
82
234

A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10/AP
A11
A12
A13
A14_WE*
A15_CAS*
A16_RAS*

A17_NC

VDDQ

230
MODT_B1
MODT_B0

91
87
222
58
78
208
62

CH_B0

DQS0
DQS0*

153
152

M_DQSB0
M_-DQSB0

DQS1
DQS1*


164
163

M_DQSB1
M_-DQSB1

DQS2
DQS2*

175
174

M_DQSB2
M_-DQSB2

DQS3
DQS3*

186
185

M_DQSB3
M_-DQSB3

DQS4
DQS4*

245
244


M_DQSB4
M_-DQSB4

DQS5
DQS5*

256
255

M_DQSB5
M_-DQSB5

DQS6
DQS6*

267
266

M_DQSB6
M_-DQSB6

DQS7
DQS7*

278
277

M_DQSB7
M_-DQSB7


DQS8
DQS8*

197
196
7
8

DM1/DQS10_DBI1
NC/DQS10*

18
19

DM2/DQS11_DBI2
NC/DQS11*

29
30

DM3/DQS12_DBI3
NC/DQS12*

40
41

DM4/DQS13_DBI4
NC/DQS13*

99

100

DM5/DQS14_DBI5
NC/DQS14*

110
111

DM6/DQS15_DBI6
NC/DQS15*

121
122

DM7/DQS16_DBI7
NC/DQS16*

132
133

DM8/DQS17_DBI8
NC/DQS17*

51
52

MAR22
240/4/1

M_-ALERT_B <5>

M_-ACT_B <5>

CB0_NC
CB1_NC
CB2_NC
CB3_NC
CB4_NC
CB5_NC
CB6_NC
CB7_NC

DM0/DQS9_DBI0
NC/DQS9*

MODT_B1 <5>
MODT_B0 <5>
M_DDR_PARB <5>
-DDR3_RST <8,10>

49
194
56
201
47
192
54
199

DQ0
DQ1

DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31

DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61

DQ62
DQ63

77
221

DDRVTT

227
205
144

PARITY
RESET*
EVENT*
ALERT*
ACT*
CB0_NC
CB1_NC
CB2_NC
CB3_NC
CB4_NC
CB5_NC
CB6_NC
CB7_NC

MDB0
MDB1
MDB2
MDB3

MDB4
MDB5
MDB6
MDB7
MDB8
MDB9
MDB10
MDB11
MDB12
MDB13
MDB14
MDB15
MDB16
MDB17
MDB18
MDB19
MDB20
MDB21
MDB22
MDB23
MDB24
MDB25
MDB26
MDB27
MDB28
MDB29
MDB30
MDB31
MDB32
MDB33

MDB34
MDB35
MDB36
MDB37
MDB38
MDB39
MDB40
MDB41
MDB42
MDB43
MDB44
MDB45
MDB46
MDB47
MDB48
MDB49
MDB50
MDB51
MDB52
MDB53
MDB54
MDB55
MDB56
MDB57
MDB63
MDB59
MDB60
MDB61
MDB62
MDB58


VDDQ

VPP_25V

MAC44

1u/4/X5R/6.3V/K

MAC45

0.1u/4/X7R/16V/K

VPP_25V

<8,17,63,64,67>
<8,17,63,64,67>

SMB_SW_SD0
SMB_SW_SC0

VREF_DDRB1

MB1_SA2
MB1_SA1
MB1_SA0
SMB_SW_SD0
SMB_SW_SC0

<5> SBAB1

<5> SBAB0
<5> BG_B1
<5> BG_B0

<5> CKEB3
<5> CKEB2
<5> MAAB[0..16]

MB0_SA0
MB0_SA1
MB0_SA2

VPP_25V

* 移則 short pad

CHANNEL B0
SA2:0=010

DDR4/288/BK/VA/D/GF/TWO LATCH

BLK

5

MODT_B3
MODT_B2

91
87

222
58
78
208
62

CH_B1

MODT_B3 <5>
MODT_B2 <5>
M_DDR_PARB <5>
-DDR3_RST <8,10>

MABC5
0.1u/4/X7R/16V/K

MAR23
240/4/1

MAR18
2K/4/1

Footprint :R0402-2-SHORT20

VREF_DDRB0

MR25

MR26
24.9/4/1


MABC64
0.1u/4/X7R/16V/K

MAR119
2K/4/1

Footprint :R0402-2-SHORT20

VREF_DDRB1

MR29

MAR120
2K/4/1

MAAB0
MAAB1
MAAB2
MAAB3
MAAB4
MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13

MAAB14
MAAB15
MAAB16

M_DQSB0
M_-DQSB0

164
163

M_DQSB1
M_-DQSB1

DQS2
DQS2*

175
174

M_DQSB2
M_-DQSB2

DQS3
DQS3*

186
185

M_DQSB3
M_-DQSB3


DQS4
DQS4*

245
244

M_DQSB4
M_-DQSB4

DQS5
DQS5*

256
255

M_DQSB5
M_-DQSB5

DQS6
DQS6*

267
266

M_DQSB6
M_-DQSB6

DQS7
DQS7*


278
277

M_DQSB7
M_-DQSB7

DQS8
DQS8*

197
196

7
8

18
19

DM2/DQS11_DBI2
NC/DQS11*

29
30

DM3/DQS12_DBI3
NC/DQS12*

40
41


DM4/DQS13_DBI4
NC/DQS13*

99
100

DM5/DQS14_DBI5
NC/DQS14*

110
111

DM6/DQS15_DBI6
NC/DQS15*

121
122

DM7/DQS16_DBI7
NC/DQS16*

132
133

DM8/DQS17_DBI8
NC/DQS17*

51
52


DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28

DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58

DQ59
DQ60
DQ61
DQ62
DQ63

Footprint : DDR4-288P-STH-34C22P-3
4

<5>

VDDQ

153
152

DM0/DQS9_DBI0
NC/DQS9*

VREF_CA2
MC20
0.022u/4/X7R/25V/K

比公 2ohm

M_-ALERT_B <5>
M_-ACT_B <5>

DQS1
DQS1*


DM1/DQS10_DBI1
NC/DQS10*

2.2/4

MAR17
2K/4/1

49
194
56
201
47
192
54
199

DQS0
DQS0*

2.2/4

比公 2ohm

D

VREF_CA3

<5>


MC22
0.022u/4/X7R/25V/K
MR30
24.9/4/1

VDDQ

5
150
12
157
3
148
10
155
16
161
23
168
14
159
21
166
27
172
34
179
25
170

32
177
38
183
45
190
36
181
43
188
97
242
104
249
95
240
102
247
108
253
115
260
106
251
113
258
119
264
126
271

117
262
124
269
130
275
137
282
128
273
135
280

C

MDB0
MDB1
MDB2
MDB3
MDB4
MDB5
MDB6
MDB7
MDB8
MDB9
MDB10
MDB11
MDB12
MDB13
MDB14

MDB15
MDB16
MDB17
MDB18
MDB19
MDB20
MDB21
MDB22
MDB23
MDB24
MDB25
MDB26
MDB27
MDB28
MDB29
MDB30
MDB31
MDB32
MDB33
MDB34
MDB35
MDB36
MDB37
MDB38
MDB39
MDB40
MDB41
MDB42
MDB43
MDB44

MDB45
MDB46
MDB47
MDB48
MDB49
MDB50
MDB51
MDB52
MDB53
MDB54
MDB55
MDB56
MDB57
MDB63
MDB59
MDB60
MDB61
MDB62
MDB58

B

A

MB1_SA0
MB1_SA1
MB1_SA2

VPP_25V
VPP_25V


Gigabyte Technology

* 移則 short pad

DDR4/288/GY/VA/D/GF/TWO LATCH

* 黑黑 雙雙雙

VDDQ

VDDQ

l
a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C

y
t
b
o
a
n
g
i
G Do

VDDQ

5
150
12
157
3
148
10
155
16
161
23
168
14
159
21
166
27
172

34
179
25
170
32
177
38
183
45
190
36
181
43
188
97
242
104
249
95
240
102
247
108
253
115
260
106
251
113
258

119
264
126
271
117
262
124
269
130
275
137
282
128
273
135
280

ODT1
ODT0

227
205
144
230

GY

CHANNEL B1
SA2:0=011


Title

DDR4 CHANNEL B
Size
Document Number
Custom

Footprint : DDR4-288P-STH-34C22P-3

* 黑黑 雙雙雙

Rev

3

2

1.0

B560 HD3

Date:

Sheet
1

9

of


70


5

4

3

2

1

RKL_TGP_PCH-H R0.1
C10_WAKE RESERVED/BIOS NEED TO PROGRAM
INTERNAL PD ON THIS PIN.
NR406

20K/4/X N_C10WAKE

<4> N_CPUCLK
<4> N_-CPUCLK

D

<4> N_24MCLK
<4> N_-24MCLK
<4> N_CPUPCIBCLK
<4> N_-CPUPCIBCLK


AJ4
B8
A9

CLKOUT_CPUBCLK_DP
CLKOUT_CPUBCLK_DN

N_24MCLK
N_-24MCLK

C8
D8

CLKOUT_CPUNSSC_DP
CLKOUT_CPUNSSC_DN

N_CPUPCIBCLK
N_C-PUPCIBCLK

A6
A5

CLKOUT_CPUPCIBCLK_DP
CLKOUT_CPUPCIBCLK_DN

N_CPURTCCLK

AD1

AU16

AW 15
AY15
BA14

150/4/1

CNV_RCOMP
NTP120

NR169

0/4

<4,68> N_CPUPWROK

CLKOUT_SRC_P_15
CLKOUT_SRC_N_15

T2
T3

CLKOUT_SRC_P_14
CLKOUT_SRC_N_14

AA1
Y2

CLKOUT_SRC_P_13
CLKOUT_SRC_N_13


R4
R5

CLKOUT_SRC_P_12
CLKOUT_SRC_N_12

AB4
AB3

CLKOUT_SRC_P_11
CLKOUT_SRC_N_11

W4
W5

CLKOUT_SRC_P_10
CLKOUT_SRC_N_10

T4
T5

CLKOUT_CPURTC
CLKOUT_CPUBCLK2_DP
CLKOUT_CPUBCLK2_DN
CNV_W T_D1P
CNV_W T_D1N
CNV_W T_D0P
CNV_W T_D0N

AU14

AW 13

CNV_W T_CLKP
CNV_W T_CLKN

BE11
BD11

CNV_W R_D1P
CNV_W R_D1N

BD13
BC13

CNV_W R_D0P
CNV_W R_D0N

BD12
BC12

CNV_W R_CLKP
CNV_W R_CLKN

BE12

CNV_W T_RCOMP

BE14

CNVLDO_MON


C

<4> A_-TRST

PCHB

N_CPUCLK
N_-CPUCLK

<6> N_CPURTCCLK
CLOSE CPU SIDE.
AC11
CHECK RKL A_RTCCLK FROM
AC12
CPU OR PCH?

NR404

PCHA

C10_W AKE

N_PCH_TRST

AE4

CPU_TRSTB

N_CPUPWROK


AC3

CPUPW RGD

<17,29,40,61,62,64,68> N_-S4_S5
<17,29,39,61,64,68> N_-SLP_S3
<17> O_PWRBTSW

CLKOUT_SRC_P_8
CLKOUT_SRC_N_8

W3
V4

l
a
ti

FPF_VREF

Y35

FPF_MON

CLKOUT_SRC_P_7_G4
CLKOUT_SRC_N_7_G4

T8
T7


CLKOUT_SRC_P_6
CLKOUT_SRC_N_6

U4
U3

CLKOUT_SRC_P_5
CLKOUT_SRC_N_5

Y4
Y3

V32

LA_SRCCLK_LAN <57>
LA_-SRCCLK_LAN <57> LAN_8118

M2A_100M_DP_N <25>
M2A_100M_DN_N <25>

M2A_SB

CLKOUT_SRC_P_4_G4
CLKOUT_SRC_N_4_G4

V13
V15

M2P_100M_DP_N <28>

M2P_100M_DN_N <28>

CLKOUT_SRC_P_3_G4
CLKOUT_SRC_N_3_G4

U9
V11

PP_PCIE_CLK <22>
PP_-PCIE_CLK <22>

PCIEX4

CLKOUT_SRC_P_2
CLKOUT_SRC_N_2

AG15
AG13

PJ_PCIE_CLK <23>
PJ_-PCIE_CLK <23>

PCIEX1_2

CLKOUT_SRC_P_1
CLKOUT_SRC_N_1

AE11
AE9


PI_PCIE_CLK <23>
PI_-PCIE_CLK <23>

PCIEX1_1

Y9
Y11

PA_SRCCLK_3GIO <21>
PA_-SRCCLK_3GIO <21>PCIEX16

CLKOUT_SRC_P_0_G4
CLKOUT_SRC_N_0_G4

M2P_CPU

<17,64> N_PCH_DPWROK

<8,9> -DDR3_RST

GPD_12
GPD_11_LANPHYPC
GPD_10_SLP_S5B
GPD_9_SLP_W LANB
GPD_8_SUSCLK
GPD_7/STRAP
GPD_6_SLP_AB
GPD_5_SLP_S4B
GPD_4_SLP_S3B
GPD_3_PW RBTNB

GPD_2_LAN_W AKEB
GPD_1_ACPRESENT
GPD_0_BATLOW B

Y33

n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do

CLKOUT_SRC_P_9_G4

CLKOUT_SRC_N_9_G4

W8
W6

FH82B560 SRKM5/S

AL47
AK46
N_-SLP_S5
AJ47
AJ46
N_SUSCLK AJ45
GPD_7
AL46
N_-SLP_A
AF46
AE46
AF47
AH47
N_-LAN_WAKE AH48
N_GP_D1
AH46
N_-BATLOW AG45

FPF_LDOMON

AJ42
AB20


FIVR_VTGT_VNN
FIVR_VLOAD_VNN

AJ44
AJ22

FIVR_VTGT_VCC1P05
FIVR_VLOAD_VCC1P05

AK39

FIVR_REFCLK

AL41

FIVR_EXTBGREF

AH37
AK37

FIVR_ANAPB_1
FIVR_ANAPB_0

AH17
AH18

EDM2
EDM1

AB46


DSW _PW ROK

-DDR3_RST AC46

DRAM_RESETB

DMI_7_TXP
DMI_7_TXN
DMI_7_RXP
DMI_7_RXN

C25
A25
J24
L24

DMI_6_TXP
DMI_6_TXN
DMI_6_RXP
DMI_6_RXN

D26
C26
R22
P22

DMI_5_TXP
DMI_5_TXN
DMI_5_RXP

DMI_5_RXN

D27
C27
P26
R26

DMI_4_TXP
DMI_4_TXN
DMI_4_RXP
DMI_4_RXN

E28
D29
F26
H26

DMI_3_TXP
DMI_3_TXN
DMI_3_RXP
DMI_3_RXN

C29
B29
L26
J26

A_DMI_3RXP
A_DMI_3RXN
A_DMI_3TXP

A_DMI_3TXN

<4>
<4>
<4>
<4>

DMI_2_TXP
DMI_2_TXN
DMI_2_RXP
DMI_2_RXN

E30
D30
J29
L29

A_DMI_2RXP
A_DMI_2RXN
A_DMI_2TXP
A_DMI_2TXN

<4>
<4>
<4>
<4>

DMI_1_TXP
DMI_1_TXN
DMI_1_RXP

DMI_1_RXN

D31
C30
F30
H30

A_DMI_1RXP
A_DMI_1RXN
A_DMI_1TXP
A_DMI_1TXN

<4>
<4>
<4>
<4>

DMI_0_TXP
DMI_0_TXN
DMI_0_RXP
DMI_0_RXN

D32
C32
J32
L31

A_DMI_0RXP
A_DMI_0RXN
A_DMI_0TXP

A_DMI_0TXN

<4>
<4>
<4>
<4>

D

C

FH82B560 SRKM5/S

GPD: 3.3 V only, powered by the PCH DSW_3P3 power rail.

**注注:鮮紅CLOCK OUT後定GEN4,不料料不

CLKOUT_PCIE_P/N [9, 7, 4, 3, 0] = Must be used for PCIe* Gen4 support

STRAP
3VDUAL_PCH
GPD_7 NR237 100K/4/X
Reserved.This strap should sample LOW.INTERNAL PD.

3VDUAL_PCH
N_GP_D1

NR89

8.2K/4


N_-LAN_WAKE NR94

8.2K/4

N_-SLP_S5

NR98

8.2K/4/X

N_-SLP_A

NR91

8.2K/4/X

N_-BATLOW

NR88

8.2K/4

3VDUAL_PCH 3VDUAL

N_SUSCLK MAX 2 LOADS SUPPORTED
N_SUSCLK

B


NR235

33/4/1

NR134
1K/4/1/X

A_SUSCLK <6>

NR444
1K/4/1

B

N_PCH_DPWROK

NR111
47K/4/1

VDDQ

-DDR3_RST

NC7
1n/4/X7R/50V/K

CLOSE TO PCH

NR67


470/4/1

At least 10ms delay after
3VDUAL_PCH stabel

A

A

ANS 08687701

Gigabyte Technology

Title

PCH CLK,DMI,CNVI

5

4

3

2

Size
Custom

Document Number


Date:

Thursday, February 25, 2021

Rev

B560 HD3
1

1.0
Sheet

10

of

70


5

4

RKL_TGP_PCH-H R0.1
3VDUAL_PCH
N_-PCIE_WAKE

NR96

NR100


NR31

60.4/4/1

XCLK_BIASREF

8.2K/4

D

<17,21,22,23> N_-PCIE_WAKE
NR170

<6> N_PCH_CPU_TI
<6> A_CPU_PCH_TO

20/4/1

NR153

<17,30> N_-THRMTRIP

N_PCH_CPU_TI_R

620/4/1

<20> N_SPI_DQ3

1

3
5
7

2
4
6
8

N_SPI_TPM_CS

N_ICH_SPI_MOSI NR8

33/4

N_SPI_DQ3

33/4

NR14

N_SPI_MISO_R
N_SPI_DQ2_R
N_-SPI_CS_R
N_SPI_CLK_R

W AKEB

AL4
AL3


TRIGGER_OUT
TRIGGER_IN

AD3

THRMTRIPB

N_SPI_MISO_R
N_SPI_MOSI_R

AP37
AP35

SPI0_MISO_IO_1
SPI0_MOSI_IO_0/STRAP

N_SPI_DQ3_R
N_SPI_DQ2_R

AM42
AR43

SPI0_IO_3/STRAP
SPI0_IO_2/STRAP

N_-SPI_CS_R

AM43
AR42


SPI0_FLASH_1_CSB
SPI0_FLASH_0_CSB

N_SPI_CLK_R

AN39

SPI0_CLK

BF21

SNDW _RCOMP

AD46

SLP_SUSB

AC47

SLP_LANB

NR269

200/4/1

NR41

10K/4/1


NR202

Del NR228,NR229

6V49809

<57>
<57>
<57>
<57>

USB31_3_TXP
USB31_3_TXN
USB31_3_RXP
USB31_3_RXN

M13
M15
D12
E12

PCH_USB32_TXP3
PCH_USB32_TXN3
PCH_USB32_RXP3
PCH_USB32_RXN3

<57>
<57>
<57>
<57>


USB31_2_TXP
USB31_2_TXN
USB31_2_RXP
USB31_2_RXN

F6
D5
E11
G11

PCH_USB31_TXP2
PCH_USB31_TXN2
PCH_USB31_RXP2
PCH_USB31_RXN2

<49>
<49>
<49>
<49>

USB31_1_TXP
USB31_1_TXN
USB31_1_RXP
USB31_1_RXN

C3
D4
C10
D10


PCH_USB31_TXP1
PCH_USB31_TXN1
PCH_USB31_RXP1
PCH_USB31_RXN1

<49>
<49>
<49>
<49>

USB2P_14
USB2N_14

P13
P15

N_+USBP14 <50>
N_-USBP14 <50>

USB2P_13
USB2N_13

N3
N4

USB2P_12
USB2N_12

G3

G2

USB2P_11
USB2N_11

N8
N7

N_+USBP11 <64>
N_-USBP11 <64>

USB2P_10
USB2N_10

J3
J4

N_+USBP10 <50>
N_-USBP10 <50>

USB2P_9
USB2N_9

R11
P9

N_+USBP9 <50>
N_-USBP9 <50>

USB2P_8

USB2N_8

G5
H5

N_+USBP8 <51>
N_-USBP8 <51>

KB_MS_USB Q_FLASH

L3
M4

N_+USBP7 <64>
N_-USBP7 <64>

IT5702 IN

RCOMP_1P8

SATA_PLLOBSP
SATA_PLLOBSN

USB2P_6
USB2N_6

L9
N11

N_+USBP6 <51>

N_-USBP6 <51>

USB2_VBUSSENSE

USB2P_5
USB2N_5

M2
M1

N_+USBP5 <51>
N_-USBP5 <51>

USB2P_4
USB2N_4

H7
G7

N_+USBP4 <57>
N_-USBP4 <57>

USB2P_3
USB2N_3

L5
L4

N_+USBP3 <57>
N_-USBP3 <57>


USB2P_2
USB2N_2

L8
K7

USB2P_1
USB2N_1

K4
K3

N_USB2_VBUSSENSE E1

USB2_PLLMON

N_USB2_ID

F3

USB2_ID

NR40

113/4/1

N_USB2_COMP

E2


USB2_COMP

R31
P31

USB31_PLLOBSP
USB31_PLLOBSN

<51>
<51>
<51>
<51>

PCH_USB32_TXP6
PCH_USB32_TXN6
PCH_USB32_RXP6
PCH_USB32_RXN6

E16
D16
J13
H12

USB31_6_TXP
USB31_6_TXN
USB31_6_RXP
USB31_6_RXN

<51>

<51>
<51>
<51>

PCH_USB32_TXP5
PCH_USB32_TXN5
PCH_USB32_RXP5
PCH_USB32_RXN5

D15
C15
H15
G14

USB31_5_TXP
USB31_5_TXN
USB31_5_RXP
USB31_5_RXN

N_+USBP2 <49>
N_-USBP2 <49>

N_+USBP1 <49>
N_-USBP1 <49>

FH82B560 SRKM5/S

CLK 24MHZ
XTALI_PCH_R


NR32

0/4

XTALI_PCH

SMD X'TAL
NX1

1

1 G

4

2

G 3

3

NR34
200K/4/1
XTALO_PCH

24M/12p/30ppm/3.2*2.5/70/S
NC1
12p/4/NPO/50V/J

1


NC2
12p/4/NPO/50V/J

CRB 18P??
CLK:4/15<1000 mils±100 mils;Guard GND

REAR U32_1 LAN

D
REAR U32_1

GL850 F_USB1 & 2

B560 (N/A)

R33
P33

10K/4/1

B

PCH_USB32_TXP4
PCH_USB32_TXN4
PCH_USB32_RXP4
PCH_USB32_RXN4

USB2P_7
USB2N_7


NR42

FRONT U32 CONN

D14
C14
C11
D11

BF8

T13

料則則

USB31_4_TXP
USB31_4_TXN
USB31_4_RXP
USB31_4_RXN

l
a
i
t
n
e
d
i
f

n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do
SRTCRSTB

SPI0_TPM_CSB

200/4/1

Del NR222,NR227

6V49809

AD47

AP41


<41,42> SLP_SUS_N

料則則

XCKPLL_MON_DP
XCKPLL_MON_DN

SYS_RESETB
SYS_PW ROK

33/8P4R/4

C

XCLK_BIASREF

AC17
AC15

AP3
<17,63> N_-SYS_RST
SYS_PWROK AN5
<12> SYS_PWROK
1u/4/X5R/6.3V/K
N_-SRTCRST
20K/4/1
AM47

NRN5

N_ICH_SPI_MISO
N_SPI_DQ2
N_-ICH_SPI_CS
N_ICH_SPI_CLK

XTAL_OUT
XTAL_IN

P3

TD_CATHODE
TD_ANODE

<29> N_SPI_TPM_CS
<20,29,64> N_ICH_SPI_MOSI

AC6
AC8

AA15
AA17

NC6
NR81

<13,15,63> N_RTCVDD

29,64> N_ICH_SPI_MISO
<20> N_SPI_DQ2
<20> N_-ICH_SPI_CS

0,29,64> N_ICH_SPI_CLK

2

PCHF
XTALO_PCH
XTALI_PCH

8.2K/4
VCC3_PCH

N_-SYS_RST

3

IT5702 LED CONTROL

Front USB 2.0

C

Front USB3 Type-A

Rear USB3 Type-A

Rear USB3 Type-A

STRAP

VCC3_PCH


N_SPI_DQ2
NR116
RESERVED,External pull-up is required.
FOR 3.3V ; R=100K
FOR 1.8V ; R=75K

100K/4/1

N_SPI_DQ3
NR118
RESERVED,External pull-up is required.
FOR 3.3V ; R=100K
FOR 1.8V ; R=75K

100K/4/1

N_SPI_MOSI_R
NR109
RESERVED,External pull-up is required.

8.2K/4

B

A

A
ANS 08687701


Gigabyte Technology

Title

PCH SPI,USB

5

4

3

2

Size
Custom

Document Number

Date:

Thursday, February 25, 2021

B560 HD3
1

Rev

1.0
Sheet


11

of

70


5

4

3

2

1

RKL_TGP_PCH-H R0.1

VCC3
<4> A_-HPRDY
<4> A_-HPREQ
VCC3
<4> A_PMSYNC

D

NR173
NR167


8.2K/4/X
N_-XDP_PRDY
0/4

NR166
NR175
NR185

N_-XDP_PREQ AF4
0/4
8.2K/4/X
N_PMSYNC
33/4
AH4

<4> A_PMDOWN

PCIEX4

PRDYB
PREQB

PCIE_12_SATA_1A_LAN_0C_TXP
PCIE_12_SATA_1A_LAN_0C_TXN
PCIE_12_SATA_1A_LAN_0C_RXP
PCIE_12_SATA_1A_LAN_0C_RXN

C36
D36

L36
J37

M2_PCIE_TP12
M2_PCIE_TN12
M2_PCIE_IP12
M2_PCIE_IN12

<25>
<25>
<25>
<25>

PCIE_11_SATA_0A_TXP
PCIE_11_SATA_0A_TXN
PCIE_11_SATA_0A_RXP
PCIE_11_SATA_0A_RXN

D35
C35
G36
H35

M2_PCIE_TP11
M2_PCIE_TN11
M2_PCIE_IP11
M2_PCIE_IN11

<25>
<25>

<25>
<25>

PCIE_10_TSN_1_TXP
PCIE_10_TSN_1_TXN
PCIE_10_TSN_1_RXP
PCIE_10_TSN_1_RXN

D34
E34
J35
L34

M2_PCIE_TP10
M2_PCIE_TN10
M2_PCIE_IP10
M2_PCIE_IN10

<25>
<25>
<25>
<25>

PCIE_9_LAN_0B_TSN_0_TXP
PCIE_9_LAN_0B_TSN_0_TXN
PCIE_9_LAN_0B_TSN_0_RXP
PCIE_9_LAN_0B_TSN_0_RXN

C33
B33

G33
H33

M2_PCIE_TP9
M2_PCIE_TN9
M2_PCIE_IP9
M2_PCIE_IN9

PCIE_8_TXP
PCIE_8_TXN
PCIE_8_RXP
PCIE_8_RXN

B21
A22
F24
H24

PCIE_7_TXP
PCIE_7_TXN
PCIE_7_RXP
PCIE_7_RXN

C23
D23
P19
R19

PJ_PCIEX1_OP
PJ_PCIEX1_ON

PJ_PCIEX1_IP
PJ_PCIEX1_IN

<23>
<23>
<23>
<23>

PCIEX1_2

PCIE_6_TXP
PCIE_6_TXN
PCIE_6_RXP
PCIE_6_RXN

E20
D20
J21
L21

PI_PCIEX1_OP
PI_PCIEX1_ON
PI_PCIEX1_IP
PI_PCIEX1_IN

<23>
<23>
<23>
<23>


PCIEX1_1

PCIE_5_LAN_0A_TXP
PCIE_5_LAN_0A_TXN
PCIE_5_LAN_0A_RXP
PCIE_5_LAN_0A_RXN

D21
C21
F20
H20

PCIE_4_USB31_10_TXP
PCIE_4_USB31_10_TXN
PCIE_4_USB31_10_RXP
PCIE_4_USB31_10_RXN

D19
C20
P17
R17

PCIE_3_USB31_9_TXP
PCIE_3_USB31_9_TXN
PCIE_3_USB31_9_RXP
PCIE_3_USB31_9_RXN

E17
D17
H17

G17

PCIE_2_USB31_8_TXP
PCIE_2_USB31_8_TXN
PCIE_2_USB31_8_RXP
PCIE_2_USB31_8_RXN

C18
D18
J18
L19

PCIE_1_USB31_7_TXP
PCIE_1_USB31_7_TXN
PCIE_1_USB31_7_RXP
PCIE_1_USB31_7_RXN

C17
B17
J15
L16

PM_SYNC

AH2

PM_DOW N
PLTRST_CPUB
PECI


V29
V28

PCIE3_PLLOBSP
PCIE3_PLLOBSN

<22> PP_PCIEX4_TP24
<22> PP_PCIEX4_TN24
<22> PP_PCIEX4_IP24
<22> PP_PCIEX4_IN24

H45
G45
T42
T43

PCIE_24_TXP
PCIE_24_TXN
PCIE_24_RXP
PCIE_24_RXN

<22> PP_PCIEX4_TP23
<22> PP_PCIEX4_TN23
<22> PP_PCIEX4_IP23
<22> PP_PCIEX4_IN23

J46
J47
P35
P37


PCIE_23_TXP
PCIE_23_TXN
PCIE_23_RXP
PCIE_23_RXN

<22> PP_PCIEX4_TP22
<22> PP_PCIEX4_TN22
<22> PP_PCIEX4_IP22
<22> PP_PCIEX4_IN22

G47
F47
R39
P41

PCIE_22_TXP
PCIE_22_TXN
PCIE_22_RXP
PCIE_22_RXN

<22> PP_PCIEX4_TP21
<22> PP_PCIEX4_TN21
<22> PP_PCIEX4_IP21
<22> PP_PCIEX4_IN21

E48
E49
N43
N42


PCIE_21_TXP
PCIE_21_TXN
PCIE_21_RXP
PCIE_21_RXN

B44
A44
M37
M35

PCIE_20_SATA_7_TXP
PCIE_20_SATA_7_TXN
PCIE_20_SATA_7_RXP
PCIE_20_SATA_7_RXN

D43
C43
L41
N39

PCIE_19_SATA_6_TXP
PCIE_19_SATA_6_TXN
PCIE_19_SATA_6_RXP
PCIE_19_SATA_6_RXN

N_SATA5TXP
N_SATA5TXN
N_SATA5RXP
N_SATA5RXN


C42
B42
L42
K43

PCIE_18_SATA_5_TXP
PCIE_18_SATA_5_TXN
PCIE_18_SATA_5_RXP
PCIE_18_SATA_5_RXN

N_SATA4TXP
N_SATA4TXN
N_SATA4RXP
N_SATA4RXN

E41
D42
G43
F44

PCIE_17_SATA_4_TXP
PCIE_17_SATA_4_TXN
PCIE_17_SATA_4_RXP
PCIE_17_SATA_4_RXN

N_SATA3TXP
N_SATA3TXN
N_SATA3RXP
N_SATA3RXN


C40
D40
C47
D46

PCIE_16_SATA_3_TXP
PCIE_16_SATA_3_TXN
PCIE_16_SATA_3_RXP
PCIE_16_SATA_3_RXN

N_SATA2TXP
N_SATA2TXN
N_SATA2RXP
N_SATA2RXN

D39
C39
C46
D45

PCIE_15_SATA_2_TXP
PCIE_15_SATA_2_TXN
PCIE_15_SATA_2_RXP
PCIE_15_SATA_2_RXN

N_SATA1TXP
N_SATA1TXN
N_SATA1RXP
N_SATA1RXN


E38
D38
H42
J41

PCIE_14_SATA_1B_TXP
PCIE_14_SATA_1B_TXN
PCIE_14_SATA_1B_RXP
PCIE_14_SATA_1B_RXN

N_SATA0TXP
N_SATA0TXN
N_SATA0RXP
N_SATA0RXN

B37
C38
G39
H38

PCIE_13_SATA_0B_LAN_0D_TXP
PCIE_13_SATA_0B_LAN_0D_TXN
PCIE_13_SATA_0B_LAN_0D_RXP
PCIE_13_SATA_0B_LAN_0D_RXN

NR154
NR155

0/4/X

1K/4/1

A_PECI_R

C

SATA5

SATA4

SATA3

SATA2

B

SATA1

SATA0

FH82B560 SRKM5/S

D

l
a
i
t
n
e

d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do

AE3
AH3

<4> N_-CPURST
<4,17> A_PECI

PCHE

AF3


LA_ML_OP
LA_ML_ON
LA_ML_IP
LA_ML_IN

<25>
<25>
<25>
<25>

<57>
<57>
<57>
<57>

C

LAN_8118

B560 (N/A)

RTC 32.768KHZ

DIP X'TAL

AB47

PCH_PWROK


RTESTB
RSMRSTB

AM45
AA45

RTCX2
RTCX1

AM48
AM46

N_-RTCRST
O_-RSMRST
NR125
N_Y2
N_Y1

PCH_PW ROK

M2A

47K/4/1/X

Del DIP NX1

N_-RTCRST <13,17,64>
O_-RSMRST <17,43,64>

B


OPTION
SMD X'TAL

N_Y1
N_Y2

NR37

10M/4

NC3
20p/4/NPO/50V/J

SATA3_0_1
N_SATA1TXP
N_SATA1TXN
N_SATA1RXN
N_SATA1RXP

8
9
10
11
12
13
14

GND
TX1+

TX1GND
RX1RX1+
GND

SATA3_2_3

GND
TX0+
TX0GND
RX0RX0+
GND

1
2
3
4
5
6
7

N_SATA0TXP
N_SATA0TXN

N_SATA3TXP
N_SATA3TXN

N_SATA0RXN
N_SATA0RXP

N_SATA3RXN

N_SATA3RXP

8
9
10
11
12
13
14

GND
TX1+
TX1GND
RX1RX1+
GND

NX2
32.768K/12.5p/20ppm/3.2*1.5/70k/S

GND
TX0+
TX0GND
RX0RX0+
GND

1
2
3
4
5

6
7

(09/21)intel 500 note item 6

N_SATA2TXP
N_SATA2TXN

N_SATA2RXN
N_SATA2RXP

3VDUAL_PCH
SATA/14/BK/H/OP/RA/D/2

NC4
20p/4/NPO/50V/J

VCC3

SATA/14/BK/H/OP/RA/D/2
NR267
1K/4/1

A

SATA3_4_5
N_SATA5TXP
N_SATA5TXN
N_SATA5RXN
N_SATA5RXP


8
9
10
11
12
13
14

GND
TX1+
TX1GND
RX1RX1+
GND

<17> O_PWROK1
GND
TX0+
TX0GND
RX0RX0+
GND

1
2
3
4
5
6
7


NR261

0/4

SYS_PWROK
N_SATA4TXP
N_SATA4TXN

NR268
1K/4/1/X

NR262

0/4/SHT/M/X

N_PCH_VRMPWRGD

NR264
47K/4/1

N_SATA4RXN
N_SATA4RXP

A

PCH_PWROK

<11> SYS_PWROK

<4,17>


NBC3
0.1u/4/X7R/16V/K

NR265
100K/4/1

SATA/14/BK/H/OP/RA/D/2

Size
Custom
Date:

5

4

3

Gigabyte Technology
PCH PCIE,SATA
Document Number

ANS 08687701
Title

2

Rev
1.0


B560 HD3
Thursday, February 25, 2021

Sheet
1

12

of

70


5

4

3

2

1

RKL_TGP_PCH-H R0.1
PCHD
<14> N_GPP_D23

GPP_D PU/PD


N_GPP_D23

N_SML1DAT

D

MINI LOAD

GPP_B PU/PD

<44> N_GPP_D11

3VDUAL

NR296

8.2K/4

N_SML1CLK
N_-SLP_S0

NR438

100K/4/1

3VDUAL

THB_C

<29> N_GPP_C23


THB_C

<29> N_GPP_C21

CLKREQ
NR2

8.2K/4 N_GPP_B5

PCIEX16

NR3

8.2K/4 N_GPP_B6

PCIEX1_1

NR5

8.2K/4 N_GPP_B8

PCIEX4

C

NR6

8.2K/4 N_GPP_B9


M2P

NR11

8.2K/4 N_GPP_B10

M2A

SMBUS SW <67> N_GPP_C10

N_GPP_C5

ON-BOARD DEVICE PULL DOWN
N_GPP_B9

NR13

8.2K/4/X

N_GPP_B10 NR17

NR9
0/4
<17> N_-LPCPME
<23,24,30,67> N_SMBDATA
<23,24,30,67> N_SMBCLK

8.2K/4/X

N_GPP_C2

N_SMBDATA
N_SMBCLK

N_-PCH_HOT
N_GPP_B22
<17> N_GPP_B20

CPU_OPT MODE
SYS_FAN3 MODE
SYS_FAN2 MODE

B

SYS_FAN1 MODE
CPU_FAN MODE

<19> N_GPP_B17
<19> N_GPP_B16
<19> N_GPP_B15
<63> N_SPKR
<17,64> N_-PFMRST
<17,30> N_-SLP_S0
<25> M2A_-CLKREQ
<28> M2P_-CLKREQ
<22> -PCIEX4_PR
<23> -PCIEX1_PR2
<23> -PCIEX1_PR1
<21> -PCIEX16_PR
<19> N_GPP_B4
<19> N_GPP_B3


N_GPP_B20
N_GPP_B18
N_GPP_B17
N_SPKR

GPP_D_23_UART3_CTSB_THC1_SPI2_INTB
GPPC_A_14
GPP_D_22_UART3_RTSB_THC1_SPI2_RSTB
GPPC_A_13_ESPI_ALERT3B
GPP_D_21_UART3_TXD_THC1_SPI2_IO_3
GPPC_A_12_ESPI_ALERT2B
GPP_D_20_UART3_RXD_THC1_SPI2_IO_2
GPPC_A_11_ESPI_ALERT1B
GPP_D_19_GSPI3_MOSI_THC1_SPI2_IO_1
GPPC_A_10_ESPI_ALERT0B
GPP_D_18_GSPI3_MISO_THC1_SPI2_IO_0
GPPC_A_9_ESPI_CS3B
GPP_D_17_GSPI3_CLK_THC1_SPI2_CLK
GPPC_A_8_ESPI_CS2B
GPP_D_16_GSPI3_CS0B_THC1_SPI2_CSB
GPPC_A_7_ESPI_CS1B
GPP_D_15_SML1DATA
GPPC_A_6_ESPI_RESETB
GPP_D_14_SPI1_IO_3_THC0_SPI1_IO_3
GPPC_A_5_ESPI_CLK
GPP_D_13_SPI1_IO_2_THC0_SPI1_IO_2
GPPC_A_4_ESPI_CS0B
GPP_D_12_ISH_UART0_CTSB_SML0BALERTB
GPPC_A_3_ESPI_IO_3_SUSACKB

GPP_D_11
GPPC_A_2_ESPI_IO_2_SUSW ARNB_SUSPW RDNACK
GPP_D_10_SML0DATA
GPPC_A_1_ESPI_IO_1
GPP_D_9_SML0CLK
GPPC_A_0_ESPI_IO_0
GPP_D_8_I2S2_SCLK_THC0_SPI1_INTB
GPP_D_7_I2S2_RXD_THC0_SPI1_RSTB
STRAP/GPPC_G_15_DDP2_CTRLDATA_TBT_LSX1_B
GPP_D_6_I2S2_TXD_MODEM_CLKREQ_CRF_XTAL_CLKREQ
GPPC_G_14_DDP2_CTRLCLK_TBT_LSX1_A
GPP_D_5_I2S2_SFRM_CNV_RF_RESET_B
STRAP/GPPC_G_13_DDP1_CTRLDATA_TBT_LSX0_B
GPP_D_4_SML1CLK
GPPC_G_12_DDP1_CTRLCLK_TBT_LSX0_A
GPP_D_3_SPI1_MOSI_IO_0_THC0_SPI1_IO_0_SBK_3_BK_3
STRAP/GPPC_G_11_ISH_SPI_MOSI_DDP4_CTRLDATA_GSPI2_MOSI_TBT_LSX3_B
GPP_D_2_SPI1_MISO_IO_1_THC0_SPI1_IO_1_SBK_2_BK_2
GPPC_G_10_ISH_SPI_MISO_DDP4_CTRLCLK_GSPI2_MISO_TBT_LSX3_A
GPP_D_1_SPI1_CLK_THC0_SPI1_CLK_SBK_1_BK_1
STRAP/GPPC_G_9_ISH_SPI_CLK_DDP3_CTRLDATA_GSPI2_CLK_TBT_LSX2_B
GPP_D_0_SPI1_CSB_THC0_SPI1_CSB_SBK_0_BK_0
GPPC_G_8_ISH_SPI_CSB_DDP3_CTRLCLK_GSPI2_CS0B_TBT_LSX2_A

BB26
AU26
AW 26
AY26
BD20
BE21

BD21
BC22
BE23
BD24
BD23
BC28
BD29
BF29
BE29
BE27
BB24
AY24
BD27
BE25
BE24
BD26
BD25
BE26

GPP_C_23_UART2_CTSB_CNV_MFUART0_CTS_B
GPP_C_22_UART2_RTSB_CNV_MFUART0_RTS_B
GPP_C_21_UART2_TXD_CNV_MFUART0_TXD
GPP_C_20_UART2_RXD_CNV_MFUART0_RXD
GPP_C_19_I2C1_SCL
GPP_C_18_I2C1_SDA
GPP_C_17_I2C0_SCL
GPP_C_16_I2C0_SDA
GPP_C_15_UART1_CTSB_ISH_UART1_CTSB
GPP_C_14_UART1_RTSB_ISH_UART1_RTSB
GPP_C_13_UART1_TXD_ISH_UART1_TXD

GPP_C_12_UART1_RXD_ISH_UART1_RXD
GPP_C_11_UART0_CTSB
GPP_C_10_UART0_RTSB
GPP_C_9_UART0_TXD
GPP_C_8_UART0_RXD
GPP_C_7_ISH_I2C2_SCL_I2C3_SCL
GPP_C_6_ISH_I2C2_SDA_I2C3_SDA_SBK_4_BK_4
GPP_C_5_SML0ALERTB/STRAP
GPP_C_4_ISH_UART0_TXD_SML0BCLK_I2C2_SCL
GPP_C_3_ISH_UART0_RXD_SML0BDATA_I2C2_SDA
GPP_C_2_SMBALERTB/STRAP
GPP_C_1_SMBDATA
GPP_C_0_SMBCLK

BD42
AW 41
BE46
BB42
BD45
AU36
BA36
AY38
BA39
BD40
BD39
BE40
BE39
BD38
BE38
BF37

BD37
BC38
BC37
AU34
AW 35
AY35
AY42
AW 37

GPP_B_23_SML1ALERTB_PCHHOTB/STRAP
GPP_B_22_GSPI1_MOSI/STRAP
GPP_B_21_GSPI1_MISO_NFC_CLKREQ
GPP_B_20_GSPI1_CLK_NFC_CLK
GPP_B_19_GSPI1_CS0B
GPP_B_18_GSPI0_MOSI/STRAP
GPP_B_17_GSPI0_MISO
GPP_B_16_GSPI0_CLK
GPP_B_15_GSPI0_CS0B
GPP_B_14_SPKR/STRAP
GPP_B_13_PLTRSTB
GPP_B_12_SLP_S0B
GPP_B_11_I2S_MCLK
GPP_B_10_SRCCLKREQB_5
GPP_B_9_SRCCLKREQB_4
GPP_B_8_SRCCLKREQB_3
GPP_B_7_SRCCLKREQB_2
GPP_B_6_SRCCLKREQB_1
GPP_B_5_SRCCLKREQB_0
GPP_B_4_CPU_GP_3
GPP_B_3_CPU_GP_2

GPP_B_2_VRALERTB
GPP_B_1_GSPI1_CS1B_TIME_SYNC_1
GPP_B_0_GSPI0_CS1B

AW 46
AV46
AV47
AU45
AU46
AU47
AT48
AT46
AT45
AR47
AR46
AP46
AP47
AN45
AN46

l
a
i
t
n
e
d
i
f
n y

o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do

N_SML0DAT
N_SML0CLK

N_-VRALERT

AU29
AY30
AW 29
BD30
BD35
BD34
BC34
BE35

BB30
BC30
BE30
BD31
BD32
BC33
BE32
BD36
BE36
AY33
BA33
BF33
BD33
BE33
AW 32
AU31

N_-SLP_S0

N_GPP_B10
N_GPP_B9
N_GPP_B8
N_GPP_B6
N_GPP_B5

N_-VRALERT

REMOVE N_-DDR_V_SEL

AL21

AN21
AU19
AW 18
AY17
BA17
BC17
BE18
BF17
BD17
BE17
BD16
BC16
BE15
BD15
BD14

GPPC_G_7
GPPC_G_6
GPPC_G_5_SLP_DRAMB
GPPC_G_4_GMII_MDIO_0
GPPC_G_3_GMII_MDC_0
GPPC_G_2_DNX_FORCE_RELOAD
GPPC_G_1_DDPA_CTRLDATA
GPPC_G_0_DDPA_CTRLCLK

ESPI_ALERT

ESPI_ALERT <17>

NR46/NR47/NR48/NR50/NR57

TO PCH<500mil

ESPI_RESETN_GPP_A5
ESPI_CSN_ESPI_IO3
N_ESPI_IO2
N_ESPI_IO1
N_ESPI_IO0

ESPI_RESET- <17>
CLOSE
NR46
22/4
ESPI_CLK <17>
NRN6
ESPI_CS- <17>
N_ESPI_IO1 1
2
N_ESPI_IO0 3
4
N_ESPI_IO2 5
6
N_ESPI_IO3 7
8
10/8P4R/4/A
N_DDP2_CTRLDATA
N_DDP2_CTRLDATA <47>
N_DDP2_CTRLCLK
N_DDP2_CTRLCLK <47>
N_GPP_G13
N_DDP1_CTRLDATA <54>

N_GPP_G12
N_DDP1_CTRLCLK <54>
N_GPP_G11

MPHY_RCOMPP
MPHY_RCOMPN

TCP* pins can be routed to
USB-C* connector or DP/HDMI
native connector

N_GPP_G9
N_GPPC_G7
N_GPPC_G6

N_GPPC_G7 <51> USB_OC
N_GPPC_G6 <29> SPI TPM

BG13 GPPC_RCOMP

NR45

VCCSTG

B13 PCIECOMP_P
A13 PCIECOMP_N

NR38

200/4/1


100/4/1

MLK_RSTB

AR3

MLK_DATA
MLK_CLK

AR4
AP4

JTAGX
JTAG_TMS
JTAG_TDO
JTAG_TDI
JTAG_TCK

AM2
AM4
AM3
AN4
AM5

N_PCH_JTAGX
N_PCH_TMS
N_PCH_TDO
N_PCH_TDI
N_PCH_TCK


STRAP/DBG_PMODE

AG5

N_ITP_PMODE

AE47

N_-INTRUDER

AJ5
AK4
AJ3

DISPA_SDO

NR298

33/4

DISPA_BCLK

NR68

33/4

NR136

1M/4/1


3VDUAL_PCH
ND1
BAS40-05/0.2A/SOT23

NRB1 必必請必BAT外
2

1

1K/4/1

3

NC8
1u/4/X5R/6.3V/K
RB_TP1

N_VBAT

BATTERY-DN-1
BATTERY
CR2032

20K/4/1

NR66
NR92
NR93
NR95

NR110

0/4
0/4
0/4
0/4
51/4/1

A_TCK
A_TMS
A_TDO
A_TDI

N_-RTCRST <12,17,64>

NC9
1u/4/X5R/6.3V/K

INTRUDERB

HDACPU_SDO
HDACPU_SDI
IN HDACPU_BCLK

CR2032

N_GPP_B22 NR124 8.2K/4/X
Boot BIOS Strap (BBS),PCH HAS INTERNAL WEAK PD.
1 : ESPI PERIPHERAL CHANNEL
0 : SPI(MAF) OR ESPI FLASH CHANNEL(SAF)

VCC3_PCH

N_VBAT <17>

PCH Signal Glitch Free

+

CLR_CMOS
N_-RTCRST

N_-PFMRST

N_SPKR
NR131 8.2K/4/X
TOP SWAP OVERRIDE STRAP, PCH HAS INTERNAL WEAK PD
HIGH:TOP SWAP ENABLED
3VDUAL
LOW:TOP SWAP DISABLED

NR129

100K/4/1/X

NR102
1K/4/1/X N_GPP_C2 NR103
TLS Confidentiality IF SAMPLED HIGH,
CH HAS INTERNAL WEAK PD

8.2K/4


NR105
1K/4/1/X N_GPP_C5
ESPI DISABLE STRAP, PCH HAS INTERNAL WEAK PD
HIGH:DISABLE
For eSPI
LOW:ENABLE(DEFAULT)

PH/1*2/BK/2.54/VA/D

N_PCH_TDO

NR82

100/4/1

N_PCH_TDI

NR84

51/4/1

C

N_AZCPU_SDOUT <4>
A_AZ_CPU_SDI <4>
N_AZCPU_SCLK <4>

GPPC_A/GPPC_G (VCCPRIM_3P3 or VCCPRIM_1P8):
each pin voltage is selected by setting the

corresponding voltage select soft strap of the pin.
VCC3

3VDUAL
B

N_GPP_G12 NR275

3.3K/4/1

N_SMBCLK
N_SMBDATA

NR53
NR55

1K/4/1
1K/4/1

N_SML0CLK
N_SML0DAT

NR58
NR59

499/4/1
499/4/1

N_SML1DAT
N_SML1CLK


NR61
NR297

8.2K/4
8.2K/4

N_GPPC_G7

NR71

8.2K/4

VCC3_PCH

N_-PCH_HOT NR114 8.2K/4/X
CPUNSSC Clock Frequency, PCH HAS INTERNAL 20K PD
0 = 38.4 MHz clock (direct from crystal) (default)
1 = 19.2 MHz clock (derived from 38.4 MHz crystal)

VCCBT

For eSPI

V1P05A

N_GPP_B18 NR133 8.2K/4/X
NO REBOOT IF SAMPLED HIGH, PCH HAS INTERNAL WEAK PD

CLR_CMOS


A

<11,15,63>

51/4/1

<4>
<4>
<4>
<4>

STRAP

N_RTCVDD

N_-RTCRST

1

BAT
BAT-SK/BK/P/S/D/SN

DIP款款款出電款款

NR142

NR79

PLACE 51OHM PD WITHIN 1.1INCH OF PCH


VCC3

N_RTCVDD

2

N_VBATT NRB1

N_-INTRUDER

N_PCH_TMS

N_PCH_JTAGX

FH82B560 SRKM5/S

BATTERY

D

<17>
<17>
<17>
<17>

HDMI
DVI

DDPB/C -->CHIPSET U3C


GPPC_RCOMP

ESPI_IO1
ESPI_IO0
ESPI_IO2
ESPI_IO3

NR249
1K/4/1/X N_ITP_PMODE
Reserved.INTERNAL WEAK PH.

ESPI_ALERT

NR49

8.2K/4/X

ESPI_RESET-

NR51

8.2K/4/X

ESPI_RESET-

NR137

75K/4/1


ESPI_CS-

NR52

8.2K/4/X

ESPI_CS-

NR138

75K/4/1

3VDUAL_PCH

* RKL

NR247
N_DDP2_CTRLDATA
N_GPP_G13
NR248
N_GPP_G11
NR241
N_GPP_G9
NR242
TBT VCCIO CONFIGURATION,PCH HAS INTERNAL
HIGH:3.3V
LOW:1.8V

A


2.2K/4/X
2.2K/4/X
2.2K/4/X
2.2K/4/X
WEAK PD

ANS 08687701

Gigabyte Technology
Title

PCH ESPI,MISC

5

4

3

2

Size
Custom

Document Number

Date:

Thursday, February 25, 2021


Rev

1.0

B560 HD3
Sheet
1

13

of

70


5

4

RKL_TGP_PCH-H R0.1

NRN9

D

1
3
5
7


<59> C_ACZ_BITCLK
<59> C_ACZ_SYNC
<59> C_ACZ_SDOUT
<59> C_-ACZ_RST

33/8P4R/4
2
4
6
8

NTP122
<59> C_ACZ_SDIN0

AZA_SDI_1
HDA_RST
HDA_SDO
HDA_SYNC
HDA_BCLK

NTP124
<41> GPP_K_9_CORE_VID_1
<41> GPP_K_8_CORE_VID_0
<48> N_HDP_B

PCIEX8 PRESENT
M2P_CPU DETECT

GPP_S_7_SNDW 4_DATA_DMIC_DATA_0_RGMII_PPS_1
GPP_S_6_SNDW 4_CLK_DMIC_CLK_A_0_RGMII_RESET_1

GPP_S_5_SNDW 3_DATA_DMIC_DATA_1_RGMII_INT_1
GPP_S_4_SNDW 3_CLK_DMIC_CLK_A_1_RGMII_AUXTS_1
GPP_S_3_SNDW 2_DATA_DMIC_CLK_B_1_RGMII_PPS_0
GPP_S_2_SNDW 2_CLK_DMIC_CLK_B_0_RGMII_RESET_0
GPP_S_1_SNDW 1_DATA_RGMII_INT_0
GPP_S_0_SNDW 1_CLK_RGMII_AUXTS_0

AW 47
AY45
BA45
BA48
BA47
BB47
BC49
BC48
AV43
AR39
AU42
BD46
BE47
AT38
BG45
BF44
BG44
BE43
BD43
BE42

GPP_R_19_ISH_GP_5
GPP_R_18_ISH_GP_4

GPP_R_17_ISH_GP_3
GPP_R_16_ISH_GP_2
GPP_R_15_ISH_GP_1
GPP_R_14_ISH_GP_0
GPP_R_13_ISH_GP_7
GPP_R_12_CLKOUT_48
GPP_R_11_SX_EXIT_HOLDOFFB_ISH_GP_6_IEH_FATAL_ERR2B
GPP_R_10_ISH_UART0_RTSB_GSPI2_CS1B
GPP_R_9_PCIE_LNK_DOW N
GPP_R_8_I2S1_SCLK
GPP_R_7_I2S1_SFRM
GPP_R_6_I2S1_TXD
GPP_R_5_HDA_SDI_1_I2S1_RXD
GPP_R_4_HDA_RSTB
GPP_R_3_HDA_SDI_0_I2S0_RXD_HDACPU_SDI
GPP_F_23_IEH_NONFATAL_ERR1B
GPP_R_2_HDA_SDO_I2S0_TXD_HDACPU_SDO/STRAP
GPP_F_22_VNN_CTRL_IEH_CORR_ERR0B
GPP_R_1_HDA_SYNC_I2S0_SFRM
GPP_F_21_L_BKLTCTL
GPP_R_0_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK
GPP_F_20_L_BKLTEN
GPP_F_19_L_VDDEN
GPP_K_11
GPP_F_18_M2_SKT2_CFG_3
GPP_K_10_DDSP_HPD_C_DISP_MISC_C
GPP_F_17_M2_SKT2_CFG_2
GPP_K_9_CORE_VID_1
GPP_F_16_M2_SKT2_CFG_1
GPP_K_8_CORE_VID_0

GPP_F_15_M2_SKT2_CFG_0
GPP_K_7_DDSP_HPD_B_DISP_MISC_B
GPP_F_14_PS_ONB
GPP_K_6_DDSP_HPD_A_DISP_MISC_A
GPP_F_13_SATA_SDATAOUT0
GPP_K_5_ADR_COMPLETE
GPP_F_12_SATA_SDATAOUT1
GPP_K_4_GSXCLK
GPP_F_11_SATA_SLOAD
GPP_K_3_GSXSRESETB
GPP_F_10_SATA_SCLOCK
GPP_K_2_GSXDIN
GPP_F_9_SATA_DEVSLP_7
GPP_K_1_GSXSLOAD
GPP_F_8_SATA_DEVSLP_6
GPP_K_0_GSXDOUT
GPP_F_7_SATA_DEVSLP_5
GPP_F_6_SATA_DEVSLP_4
GPP_J_9
GPP_F_5_SATA_DEVSLP_3
GPP_J_8
GPP_F_4_SATAXPCIE_7_SATAGP_7
GPP_J_7_CNV_MFUART2_TXD
GPP_F_3_SATAXPCIE_6_SATAGP_6
GPP_J_6_CNV_MFUART2_RXD
GPP_F_2_SATAXPCIE_5_SATAGP_5
GPP_J_5_CNV_RGI_RSP_UART0_CTSB
GPP_F_1_SATAXPCIE_4_SATAGP_4
GPP_J_4_CNV_RGI_DT_UART0_TXD/STRAP
GPP_F_0_SATAXPCIE_3_SATAGP_3

GPP_J_3_CNV_BRI_RSP_UART0_RXD
GPP_J_2_CNV_BRI_DT_UART0_RTSB/STRAP
GPP_E_12_USB2_OCB_3_GMII_MDIO_1
GPP_J_1_CPU_C10_GATEB
STRAP/GPP_E_11_USB2_OCB_2_GMII_MDC_1
GPP_J_0_CNV_PA_BLANKING
STRAP/GPP_E_10_USB2_OCB_1
STRAP/GPP_E_9_USB2_OCB_0
GPP_I_14_USB2_OCB_7_I2C5_SCL
GPP_E_8_SATA_LEDB_SPI1_CS1B
GPP_I_13_USB2_OCB_6_I2C5_SDA
GPP_E_7_CPU_GP_1
GPP_I_12_USB2_OCB_5_I2C4_SCL
GPP_E_6_SATA_DEVSLP_2
GPP_I_11_USB2_OCB_4_I2C4_SDA
GPP_E_5_SATA_DEVSLP_1
GPP_I_10_FUSA_DIAGTEST_MODE
GPP_E_4_SATA_DEVSLP_0
GPP_I_9_FUSA_DIAGTEST_EN
GPP_E_3_CPU_GP_0
GPP_I_8_DDPC_CTRLDATA
GPP_E_2_SATAXPCIE_2_SATAGP_2
GPP_I_7_DDPC_CTRLCLK
GPP_E_1_SATAXPCIE_1_SATAGP_1
GPP_I_6_DDPB_CTRLDATA
GPP_E_0_SATAXPCIE_0_SATAGP_0
GPP_I_5_DDPB_CTRLCLK
GPP_I_4_DDSP_HPD_4_DISP_MISC_4
GPP_I_3_DDSP_HPD_3_DISP_MISC_3
GPP_I_2_DDSP_HPD_2_DISP_MISC_2

GPP_I_1_DDSP_HPD_1_DISP_MISC_1
GPP_I_0_PMCALERTB

N_GPP_K10
N_GPP_K7
N_GPP_K6

<28> -M2P_DETECT

N_GPP_K0

N_GPP_J4
N_GPP_J2
<37,38,61> CPU_VCCIO_PWR_GATEB
NR39
NR62

3VDUAL

8.2K/4
8.2K/4

<51> N_-USBOC_F
NTP30
NTP31
<47> N_DDPB_CTRLDATA
<47> N_DDPB_CTRLCLK

DDPA -->CHIPSET U3D


<47> N_HDMI_HDP_F
<54> N_DVI_HDP_F

N_-USBOC_7
N_-USBOC_6

GPP_H_23_TIME_SYNC_0
GPP_H_22_ISH_I2C1_SCL_NMIB
GPP_H_21_ISH_I2C1_SDA_SMIB
GPP_H_20_ISH_I2C0_SCL
GPP_H_19_ISH_I2C0_SDA
STRAP/GPP_H_18_SML4ALERTB
GPP_H_17_SML4DATA
GPP_H_16_SML4CLK
STRAP/GPP_H_15_SML3ALERTB
GPP_H_14_SML3DATA
GPP_H_13_SML3CLK
STRAP/GPP_H_12_SML2ALERTB
GPP_H_11_SML2DATA
GPP_H_10_SML2CLK
GPP_H_9_SRCCLKREQB_15
GPP_H_8_SRCCLKREQB_14
GPP_H_7_SRCCLKREQB_13
GPP_H_6_SRCCLKREQB_12
GPP_H_5_SRCCLKREQB_11
GPP_H_4_SRCCLKREQB_10
GPP_H_3_SRCCLKREQB_9
GPP_H_2_SRCCLKREQB_8
GPP_H_1_SRCCLKREQB_7
GPP_H_0_SRCCLKREQB_6


AY12
BD10
BE10
BB6
BD5
BE3
BD4
BE4
BA11
AY8
AW 9
BG5
BF6
BG6
BA3
BD8
BE8
BD7
BE7
BC1
BC2
BB3
AR11
BA7

N_GPP_H22
N_GPP_H21
N_GPP_H20
N_GPP_H19

N_GPP_H18

NR276
NR274

N_GPP_F23
N_GPP_F22

0/4
0/4

BA2
BA1
BA5
AU9
AW 4
AW 3
AV4
AV3
AV7
AU8

U41
V39
T35
T37
V45
W 42
Y41
Y39

V37
V35
R46
T47
T48
T46
T45
U47
U46
V46
W 47
W 45
W 46
Y47
Y48
Y46

3VDUAL

N_GPP_H0

NR12

8.2K/4

N_GPP_H1

NR15

8.2K/4


I219V N_GPP_H2

NR16

8.2K/4/X

NR324

8.2K/4/X

WIFI

N_GPP_H15
N_GPP_H12

N_GPP_H2

strap pin

D

ON-BOARD DEVICE

TBT_PCIE_WAKE_N <29>

l
a
i
t

n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do

AT15
AR7
AT4
AN11
AR8
AT2
AP9

AT13
AU5
AP15
AU4
AU3

AM7
AP13
AK11
AM13
AL9
AM8
N_DDPC_CTRLDATA AM15
N_DDPC_CTRLCLK
AJ6
N_DDPB_CTRLDATA
AJ8
N_DDPB_CTRLCLK
AH9
N_GPP_I4
AK15
N_GPP_I3
AK13
N_GPP_I2
AH11
N_GPP_I1
AE8
AE6

N_GPP_H2

N_GPP_H1
N_GPP_H0

LA_-CLKREQ <57>

N_GPP_F23 NR258
N_GPP_F22 NR259
N_GPP_F20
N_GPP_F19

N_GPP_F13
N_GPP_F12
N_GPP_F11
N_GPP_F10

K46
K47
L45
L46
L47
M48
M46
M45
N47
N46
P46
P47
R45

0/4

0/4

注注:PWM SIDE PD 100K.

VCCIO_VID2
VCCIO_VID1

<37>
<37>

VCCIO VID

3VDUAL

N_GPP_F22

NR30

8.2K/4/X

N_GPP_F23

NR29

8.2K/4/X

M2A_PCH IFDET
M2A_PCH DETECT

N_GPP_F20 <25>

N_GPP_F19 <25>

VCC3

TBT_-PCIE_RST <29>
A_-SKTOCC <4>
N_PS_ONB <17>

N_GPP_H21

NR43

8.2K/4

N_GPP_H22

NR44

8.2K/4
VCC3

N_GPP_F9 <28>

C

N_GPP_F13
N_GPP_F10
N_GPP_F12
N_GPP_F11


1
3
5
7

NRN10
2
4
6
8
8.2K/8P4R/4/X

N_-USBOC_R <49,51>
N_-USBOC_F <51>
N_-USBOC_R <49,51>
N_-SATALED <63>

VCC3

A_-SKTOCC

N_DEVSLP1 <25>

NR231

8.2K/4

FH82B560 SRKM5/S

B


3VDUAL

1K/4/1 HDA_SDO

NR26

3

STRAP

8.2K/4

1

<13> N_GPP_D23

NQ8
PMBT2907A/SOT23/-600mA/50/[10IT1-002907-12R]
NR33

2

NR25
1K/4/1

SOT23

HDA_SDO:Flash Descriptor Security (override);
1=DIS,0=ENABLE

PCH INTERNAL PD

VCC3_PCH

A

1

CLKREQ

AU21
AW 21
AY20
BB20
BC20
BD19
BE20
BD18

<29> RTD3_CIO_PWR_EN

C

2

PCHC

HDA_BCLK
HDA_SYNC
HDA_SDO

HDA_RST

CNVI WIFI/BT DISABLE

3

VCC3_PCH

Display Port DDC/HOT PLUG SIGNAL

N_GPP_J2
NR60
8.2K/4
XTAL Frequency Selection,INTERNAL 20K PD
0 = 38.4 MHz (default)
1 = 24 MHz
VCC1V8_PRIM

N_GPP_H15
Reserved.INTERNAL 20K PD.
0=> JTAG ODT is disabled
1=> JTAG ODT is enabled

N_GPP_J4
NR64
100K/4/1
M.2 CNVi Mode Select,external PU is required.
0=>Integrated CNVi enabled.
1=>Integrated CNVi disabled.
Note: When connected to the PCH CNVi interface,

the device internal PD resistor
will pull the strap low to enable CNVi interface

8.2K/4/X

VCC3_PCH
N_GPP_H18
NR250 100K/4/X
SPI FLASH INTERFACE VOLTAGE,INTERNAL 20K PD
0=> VCCSPI at 3.3 V (Default)
1=> VCCSPI at 1.8 V

5

PCH Signal Glitch Free

CPU PORT

PCH DDC

DDI_A/EDP

GPP_G0/G1

GPP_K6

DP to VGA

DDI_1/B


GPP_I5/I6

GPP_K7

DP

DDI_2/C

GPP G12/G13

GPP_I1

DVI

DDI_3/D

GPP_G14/G15

GPP_I2

HDMI

PCH HPD

**
HPD: DDI*. PULL HI IF NO USE.

VCC1V8_PRIM

N_GPP_H12

NR188 8.2K/4/X
ESPI FLASH SHARING MODE,INTERNAL 20K PD
0: MASTER ATTACHED FLASH SHARIN
1: SLAVE ATTACEHD FLASH SHARING
VCC3_PCH
NR193

B

Fixed voltage on certain GPIO groups: GPD (3.3 V), GPP_J and GPP_S (1.8 V/VCCPRIM_1P8)

A
B

N_GPP_K6

NR233

8.2K/4/X

N_GPP_K7

NR236

8.2K/4/X

N_GPP_K10

NR273


8.2K/4

N_GPP_I1

NR238

8.2K/4/X

N_GPP_I2

NR270

8.2K/4//X

N_GPP_I3

NR272

8.2K/4

N_GPP_I4

NR271

8.2K/4

CPU_VCCIO_PWR_GATEB

NR28


75K/4/1/X

PCH Signal Glitch Free

DP
A

C
D

HDMI
ANS 08687701

Gigabyte Technology

Title

PCH GPP,HDA

4

3

2

Size
Custom

Document Number


Date:

Thursday, February 25, 2021

Rev

1.0

B560 HD3
Sheet
1

14

of

70


5

4

3

VCC3_PCH

AD4

VCCST_OVERRIDE


VCC3_PCH

V18

VCCPUSB2_3P3

<11,13,63> N_RTCVDD

BF46
BG46
BG47

VCCPRIM_1P05

D

1.8V@3A
+V1P8A=+VCCPRIM_1P8

close to pin BG46
VCC3_PCH
NBC23
1u/4/X5R/6.3V/K

NBC24
0.1u/4/X7R/16V/K

VCC3_PCH
VCC3_PCH

VCC3_PCH
VCC3_PCH

VCC1P05_OUT_FET

VCC1V8_PRIM
NBC43
0.1u/4/X7R/16V/K

C

NBC44
0.1u/4/X7R/16V/K

NBC45
0.1u/4/X7R/16V/K

3VDUAL_PCH

VCCPRTC_3P3
VCCPRTC_3P3
VCCPRTC_3P3
VCCPRIM_FUSE_1P05

AJ20

VCCPRIM_CNVLDOPLL_1P05
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8

VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8
VCCPRIM_1P8

VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH
VCCIN_AUX_PCH


VCC0P85_PCH

BF4
BG3
BG4
AA38
AC38
AC39
AC41
AC42
AC44
AD38
AD39
AD41
AD42
AD44
AE38
AE39
AE41
AE42
AE44
AG38

VCC18_PCH



l
a

i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do
AA18

VCC3_A

VCC3_PCH


VCCLDOSTD_OUT_0P85
VCCLDOSTD_OUT_0P85
VCCLDOSTD_OUT_0P85

AK22

VCC1V8_PRIM_R AA27
AB22
AB23
AB25
AB27
AD20
AD22
AD23
AD25
AD27
AF20
AF22
AF23
AF25
AF27

VCC1V8_PRIM

N_RTCVDD

VCCIN_AUX_VCCSENSE
VCCIN_AUX_VSSSENSE

VCCDPHY_1P24

VCCDPHY_1P24
VCCDPHY_1P24

VCCPGPPI

AP22
AG18
AM37
AU24
AP19
AP24
AP29

VCCPGPPR
VCCPGPPHK
VCCPGPPEF
VCCPGPPD
VCCPGPPG_3P3
VCCPGPPBC
VCCPGPPA_3P3

AT35

VCCPFUSE_3P3

Y37

VCCPFUSE_1P8

BD48

BD49
BE49

VCCPDSW _3P3
VCCPDSW _3P3
VCCPDSW _3P3

VCCA_CLKLDO_1P8
VCCA_CLKLDO_1P8

AH39
AH41

BD1
BD2
BE1
P29
R29

VCCPRIM_1P05

AK21

VCC1P05
VCC1P05
VCC1P05
VCC1P05

W 20
W 22

W 23
W 25

VCC_VNNEXT_1P05

AN29

VCC_V1P05EXT_1P05

AN28

VCC18_PCH_VCCSENSE <41>
VCC18_PCH_VSSSENSE <41>

VCCDPHY_1P24

VCCDPHY_1P24

internally with a LDO 1.24 V for CNVi logic

VCCA_CLKLDO_1P8

VCCPRIM_1P05

FIVR output rail:1.05V,used for CPU rails VCCST/STG.
VCC1P05_OUT_FET

NR239
0/6/X


V1P05A

RESERVED

NTP121

NR240
1K/4/1/X

FH82B560 SRKM5/S

VCCPGPPR:Audio Power 3.3 V or 1.8 V.

VCCPGPPBC/D/EF/HK/I:Power rail for GPIOs

REMOVE VCC10_VCCF24_1P0/VCC10_VCCAPLL/VCC10_VCCAMPHYPLL
VCC0P85_PCH

VCCDPHY_1P24

VCCPRIM_1P05

close to PCH

close to PCH

NBC83
2.2u/4/X5R/6.3V/M

NBC1

4.7u/6/X5R/6.3V/K

GROUP A 1.8V,For eSPI

NBC28
0.1u/4/X7R/16V/K

VCCBT

NR232

VCC1V8_PRIM

0/6

VCC3_PCH

VCCA_CLKLDO_1P8

NBC40
0.1u/4/X7R/16V/K

NBC41
0.1u/4/X7R/16V/K

NBC42
0.1u/4/X7R/16V/K

NR56
0/6/X


NR224
0/6

VCC3_A

VCC3_PCH

close to pin R29/P29

NBC13
1u/4/X5R/6.3V/K

NBC15
1u/4/X5R/6.3V/K

NBC16
1u/4/X5R/6.3V/K

NBC17
1u/4/X5R/6.3V/K

NBC18
1u/4/X5R/6.3V/K

B

3VDUAL_PCH

1


PCHH

RKL_TGP_PCH-H R0.1
3VDUAL

2

PCHG

NBC47
47u/8/X5R/6.3V/M

NBC14
1u/4/X5R/6.3V/K

AW 25
AW 39
AY25
AY43
AY5
AY7
B1
B2
B4
B46
B48
B49
B6
BA41

BA43
BA49
BA9
BB25
BB44
BB8
BC11
BC15
BC19
BC24
BC25
BC26
BC31
BC35
BC39
BC41
BC9
BF1
BF13
BF2
BF42
BF48
BF49
BG17
BG2
BG22
BG25
BG28
BG33
BG37

BG41
BG48
BG9
C1
C12
C24
C4
C49
C7
D1
D13
D2
D24
D25
D33
D37
D48
D49
D7
E13
E15
E19
E22
E24
E25
E26
E31
E33
E35
E37

E39
E9
F25

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VCC18_PCH

VCC1V8_PRIM

PLACE NEAR PCH BGA

NBC25
1u/4/X5R/6.3V/K


NBC26
1u/4/X5R/6.3V/K

NBC39
1u/4/X5R/6.3V/K

NBC73
1u/4/X5R/6.3V/K

NBC75
1u/4/X5R/6.3V/K

NBC48
NBC49
NBC50
47u/8/X5R/6.3V/M 47u/8/X5R/6.3V/M 47u/8/X5R/6.3V/M

VCC18_PCH

VCC3_PCH
VCC1V8_PRIM_R
NBC79
1u/4/X5R/6.3V/K

NBC80
1u/4/X5R/6.3V/K

NBC76
1u/4/X5R/6.3V/K


F42
F8
G1
G41
G48
G49
G9
H25
H43
H8
J11
J25
J39
J9
K11
K39
K45
K5
L14
L25
M12
M17
M19
M21
M22
M24
M25
M26
M28

M29
M31
M33
M38
M49
M5
P12
P21
P24
P25
P28
P38
P4
P45
P5
R21
R24
R25
R28
T1
T12
T15
T17
T33
T38
T49
U19
U21
U22
U24

U25
U26
U28
U29
U31
V12
V17
V21
V22
V24
V25
V26
V33
V38
V5
W 27
W 28
W 30
W 44
Y12
Y13
Y15
Y17
Y18
Y32
Y38

A17
A2
A28

A3
A33
A37
A4
A41
A45
A46
A47
A48
AA12
AA13
AA20
AA22
AA23
AA25
AA29
AA30
AA32
AA33
AA35
AA37
AA49
AA5
AB28
AC13
AC18
AC35
AC37
AC4
AC45

AC5
AC9
AD11
AD12
AD13
AD15
AD17
AD18
AD28
AD35
AD37
AD45
AD49
AD5
AD6
AD8
AD9
AE12
AE13
AE15
AE17
AE18
AE35
AE37
AE45
AE5
AF28
AG1
AG12
AG17

AG20
AG22
AG23
AG25
AG27
AG28
AG35
AG37
AG49
AH12
AH13
AH15
AH35
AH38

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

AJ23
AJ25
AJ27
AJ28
AK12
AK17
AK18
AK24
AK25

AK26
AK28
AK29
AK30
AK32
AK33
AK35
AK38
AK45
AK5
AL19
AL22
AL24
AL25
AL26
AL28
AL29
AL31
AM1
AM12
AM17
AM33
AM35
AM38
AM49
AN17
AN19
AN22
AN24
AN25

AN26
AN31
AN33
AP12
AP17
AP21
AP25
AP26
AP28
AP31
AP33
AP38
AP45
AP5
AT1
AT12
AT17
AT19
AT21
AT22
AT24
AT25
AT26
AT28
AT29
AT31
AT33
AT37
AT49
AT5

AU25
AU41
AV11
AV39
AV45
AV5
AW 11
AW 24

D

C

B

FH82B560 SRKM5/S

FH82B560 SRKM5/S

PLACE UNDERNEATH PCH BGA

NBC81
22u/8/X5R/6.3V/M

NBC38
1u/4/X5R/6.3V/K

NBC86
NBC87
NBC88

10u/6/X5R/6.3V/M 10u/6/X5R/6.3V/M 10u/6/X5R/6.3V/M

PCHI

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS

VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS
VSS


NBC82
22u/8/X5R/6.3V/M

NBC46
1u/4/X5R/6.3V/K

A

A

ANS 08687701
Title

Gigabyte Technology
PCH PWR, GND

5

4

3

2

Size
Custom

Document Number

Date:


Thursday, February 25, 2021

Rev

1.0

B560 HD3
Sheet
1

15

of

70


5

4

3

2

1

裝裝HEATSINK 分分分分全分
1

MOS_HS_T

MOS_HS

D

D

T+R

l
a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b

o
a
n
g
i
G Do

Footprint :
MOSHSINK-Z370_HD3P-T

PIPE MODULE/Z490 AORUS MAS/KG/[12SP2-S09426-L1R_12SP2-S09426-L2R_12SP2-S09426-L3R]

2

1

PCH_HS

PCH_HS

Footprint :BGAHSINK-Z370_HD3P

C

C

PCH HS/BLACK/Z490_AUM/KG/[12SP2-S08604-31R_12SP2-S08604-32R_12SP2-S08604-33R]

2


PCHM2_HS

M2 HEATSINK

PCH M.2 HS/SCREW/Z490_AUM/KG/[12SP1-S16504-01R_12SP1-S16504-03R_12SP1-S16504-04R]/X

一一款IO SHIELD
AIO_SHIELD

B

B

IO SH/SUS 430/t=0.2mm AJOHO/[11AIO-GC0007-12R]/X

A

A

Title

Gigabyte Technology
Heatsink

5

4

3


2

Size
Custom

Document Number

Date:

Tuesday, January 26, 2021

Rev

1.0

B560 HD3
Sheet
1

16

of

70


6

5


PD[0..7]

STBAFDERRINITSLINACKBUSY
PE

JP4

<29> DCD1<29> RI1<29> CTS1<19> FANPWM5
IO_GP64
IO_GP63
IO_GP15

<63> BEEPIT_VCCH

D

IO_GP64
IO_GP63

<19> FANIO1
<19> FANPWM1
<19> FANIO2
<19> FANPWM2
<19> FANIO3
<19> FANPWM3
<37,38,61> VCCIO_EN
<30> VTT_PWRGD

CPU_FAN
SYS_FAN1

SYS_FAN2

ERP_LANWAKE
OR199

0/4/SHT/X
1

<43> 5VAUX_SW
<12> O_PWROK1
<44> PWOK

ITE_PWROK
PWOK

MB_ID2

SYS_FAN3 sensor
SYS_FAN4 sensor

<19> FANIO4
<19> FANIO5
<10,64> N_PCH_DPWROK
<13> N_GPP_B20

OR343

keep 0 ohm
AUDIO BEAT LED


0/4

OTP3

THRMTRIP

<11,30> N_-THRMTRIP
<12> O_PWROK1

<21,22,23,25,28,29>

O_-PCIE_RST

OR3

22/4/X

OR22

22/4

IT_VCCH

IO_GP22
IO_GP21
IO_GP20
IO_GP17
JP5
JP7
CC_SEL

CEB_N
PRST2SIO_18V

<13,64> N_-PFMRST

IO_CLK_RUN
OTP2

<13> ESPI_CSPWOK

32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51

52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69

BEEP_IN/PCIRSTIN#/CIRTX2/GP15
3VSB
HOLD_M#/GP64
HOLD_B#/GP63
FAN_TAC1
FAC_CTL1
FAN_TAC2/GP52
FAN_CTL2/GP51
FAN_TAC3/GP37
FAN_CTL3/GP36
VCC18_EN/GP35

VTT_PWRGD/GP34
GNDD
5VSB_CTRL#
5VAUX_SW
PWRGD2/GP46
ATXPG/GP30
BIOS_SEL/INV_IN1/SIN2/GP27
INV_OUT1/SOUT2/GP26
PWMOUT_G22/FAN_TAC4/DSR2#/GP25
PWMOUT_B22/FAN_TAC5/RTS2#/GP24
DPWROK/GP23
CE_IN1/GP22
AUDIO_PWM/CE_IN2/IO_SMI#/DCD2#/GP21
SMBDAT_3V/THR_PWM/CTS2#/GP20
PCH_PSON#/S3S5_GPIO/RI2#/GP17
LED_STRIP1/DTR2#/JP5
CE2_N/CIRTX1/JP7
THRMTRIP#/PCH_C1/GP14
S0_FAN_CTRL/PWRGD1
CE1_N/GPO12/JP6
PCIRST2#/GP11
3VSB
VCORE
LRESET#/PLTRST#
LDRQ#/CLKRUN#/RON_SEL0
SERIRQ/RON_SEL1
LFRAME#/ESPI_CS#

N_-PFMRST


C

OBC6
330p/4/NPO/50V/J/X

<13> ESPI_CLK

OR17
OR18
OR19
OR20

22/4
22/4
22/4
22/4

OR230

0/4

ESPI_IO0_R
ESPI_IO1_R
ESPI_IO2_R
ESPI_IO3_R
ESPI_ALERT
O_ESPI_RESET

OTP1
OR16


22/4

ESPI_CLK_R

IO_GP65
JP1

SLCT

VCCBTIO

<19> FANIO5
OBC9
0.047u/4/X7R/16V/K

OR69

0/4/X

OR72

22/4

ERP_LANWAKE

MCLK <51>
MDAT <51>
KCLK <51>
KDAT <51>


l
a
ti

3VDUAL_PCH

N_-S4_S5 <10,29,40,61,62,64,68>
-PSON <44,64>
8.2K/4
-PWRBTSW <63,64>
OR62

JP8

OR11

0/4/X

OR9

IO_GP47

N_-LPCPME <13>

O_PWRBTSW
N_-SLP_S3 <10,29,39,61,64,68>
O_-PFMRST2 <57>
OBC22
N_VBAT <13>

0.01u/4/X7R/50V/K
-CASEOPEN <63>

22/4

<10>

IT_VCCH

OBC11
0.1u/4/X7R/16V/K
IT8689E/AX/S/[10HP2-118689-20R]

OBC13
1u/4/X5R/6.3V/K

OBC14
1u/4/X5R/6.3V/K

FANPWM4 <19>
MA_EN <39,40,61>
MPD- <63>

A_-PROCHOT

43/4/1

<4,30>

OD3


A_PECI <4,12>
N_-RTCRST <12,13,64>
VCCSA_EN <30>
N_PCH_VRMPWRGD <4,12>
VR_RDY <30>
VPP25_EN_IO <40>
VCC1_0_EN

for eSPI

8.2K/4/X
8.2K/4/X
8.2K/4

IO_CLK_RUN

OR27

1K/4/1/X

N_PCH_VRMPWRGD

OR212

8.2K/4/X

ITE_PWROK

OR10


1K/4/1

A_-PROCHOT

OR29

8.2K/4/X

O_ESPI_RESET

OR31

8.2K/4/X

IO_GP93

OR171

IO_GP22

OR201

CLOSE TO SIO PIN 79

<19> FANIO4
OBC19
0.047u/4/X7R/16V/K

OBC20

0.047u/4/X7R/16V/K

DUAL BIOS OPT STRAP

1K/4/1

N_-THRMTRIP

SIO_18V

MB ID

EUP control detect

SYS_FAN3

FAN_CTL4
FAN_TAC4

8.2K/4/1/X

OR15

3VDUAL_PCH

OR58 不不/OR56 不不不 SINGLE BIOS
OR58 不不不/OR56 不不 DUAL BIOS

SIO CAP


IT_VCCH

OPT_FAN or FAN_CTL5
FAN_TAC5
SYS_FAN4
THRMTRIP

PIN56

PROCHOT

PIN89

8.2K/4/X

MB_ID2

OBC4
0.1u/4/X7R/16V/K/X

28_3VSB
8.2K/4/X
8.2K/4
8.2K/4
8.2K/4/X
8.2K/4/X

OR105
OR87
OR101


1K/4/1/X
1K/4/1
1K/4/1/X

JP7
JP8
JP9

OR30
OR23
OR34

8.2K/4/X
8.2K/4/X
8.2K/4

1
0

3VDUAL_PCH
VCC3
3VDUAL_PCH
3VDUAL_PCH
3VDUAL_PCH

INTEL219 LAN模檢不不
(模檢組)

OBC5

0.1u/4/X7R/16V/K

+12V

Enable WDT to rest PWROK
Dual-BIOS CS pin mode select bit “0”
See the below table

3VDUAL_PCH

*

2_5LEVEL

2_5LEVEL

JP4

1
0

LPC/ESPI power VCCBT = 3.3V

1
0

LPC I/F

1


Enable Dual BIOS Function (for GigaByte Only)

0

Disable Dual BIOS Function (for GigaByte Only)

OR207
8.2K/4

ESPI I/F

JP7

1 0 CE mode 1
0 1 CE mode 2

OR208

S

B

Dual-BIOS CE pin mode select bit “1”
See the below table

D

G

*


LPC/ESPI power VCCBT = 1.8V

1 1 CE pin disable (Hold pin mode)

0/4/X

0 0 CE mode 3

SOT23

TXD1 <29>

JP4

S0_IDLE-_R

OR236

8.2K/4/X

IO_GP93

OR237

0/4/X*

N_-SLP_S0 <13,30>

IO_GP17


OR238

0/4/X*

N_PS_ONB <14>

3VDUAL_PCH

ERP Wake on LAN
Realtek

OBC3
0.1u/4/X7R/16V/K

OBC2
0.47U/2/X5R/6.3V/K

OBC7
0.1u/4/X7R/16V/K

OBC10
10u/6/X5R/6.3V/M

OBC8
0.1u/4/X7R/16V/K

OBC16
22u/6/X5R/6.3V/M


OBC15
0.47U/2/X5R/6.3V/K

CLOSE SIO PIN4 2_5LEVEL

OR210
8.2K/4

G

OR209

S

0/4/X

IO_GP93

SOT23

OQ7
2N7002/SOT23/25pF/5
OBC26
0.1u/4/X7R/16V/K

DTR1- <29>

CEC ONLY

A


Dual LAN
(只先一只 Atheros+Atheros
LAN支支
ERP下
Intel 219+Atheros
WAKE UP)

S
SOT23

5VDUAL

模檢組

Intel 219

OQ8
2N7002/SOT23/25pF/5/X

D
G

模檢一

Single
Atheros
LAN

D


+12V

OBC12
10u/6/X5R/6.3V/M

INTEL LAN+PCIE LAN(Dual LAN)

3VDUAL_PCH
3VDUAL_PCH
3VDUAL_PCH

Disable WDT to rest PWROK

JP3

OBC25
0.1u/4/X7R/16V/K

IT_AVCC

100/4/1
OR38
OR36
OR35
OR32
OR12

JP7


OQ6
2N7002/SOT23/25pF/5

IT_VCCH

OR47

3VDUAL

3

FAN_CTL3
FAN_TAC3

1K/4/1

OR56

SIO_18V

2

SYS_FAN2

OR58

C

3VDUAL


3

SYS_FAN1

FAN_CTL2
FAN_TAC2

CEB_N

8.2K/4

1

FAN_CTL1
FAN_TAC1

VCC3

JP5

JP3

2

CPU_FAN

VCC3

JP1
JP2

JP3
JP4
JP5

A_-THRMTRIP <4>

for LPC/eSPI power mode

1

OR7

VCC3

1K/4/1/X
1K/4/1/X
1K/4/1/X
1K/4/1
1K/4/1

JP6

A_-THRMTRIP

VCC3

VCC3

OR39
OR37

OR33
OR81
OR80

N_-THRMTRIP <11,30>

Single BIOS Setting

internal power pin, max 22nF cap

FAN TABLE

INTEL219 LAN( Single LAN)

3VDUAL

8.2K/4

3

<19> FANIO2

OBC18
0.047u/4/X7R/16V/K

(模檢組)

3VDUAL
3VDUAL


<41>

WR121
0/4

<19> FANIO3
OBC17
0.047u/4/X7R/16V/K

3VDUAL

8.2K/4

2

<19> FANIO1
B

OBC21
0.1u/4/X7R/16V/K

<11,21,22,23>

新增
OR51
OR84

N_-LPCPME

BAT54A/SOT23/200mA


<57>

PCH

N_-PCIE_WAKE
OD1
BAT54C/SOT23/200mA

OR26

JP8

PROCHOT

PCIE LAN

N_-PCIE1_WAKE

IO_GP21
IO_GP17

SIO STRAP

SYS_FAN3

SOT23

OR97
0/4/X


IO_GP15

n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do
ECIO_SMBCLK
ECIO_SMBDATA

D


3VDUAL_PCH
OR96
8.2K/4

SIO PU

O_-RSMRST <12,43,64>

JP9

OQ5
MMBT2222A/SOT23/600mA/40

OR95
1K/4/1

WR110

OBC27
1u/4/X5R/6.3V/K

VCC3

OR94
8.2K/4

SLCT <29>
2_5LEVEL
TR6 <18>
TR5 <18>

TR4 <18>
IT_AVCC
VIN0 <18>
VIN1 <18>
VIN2 <18>
VIN3 <18>
VIN4 <18>
VIN5 <18>
VIN6 <18>
VREF <18>
SYS_TEMP <18>
PCH_TEMP <18>
CPU_TEMP <18>

JP3

VCCBTIO

IT_VCCH

0/4

(模檢一) PCIE LAN( Single & Dual LAN)

JP2

VCCBT

請請請請請請,選選Support Erp下 LAN Wake up模檢。


0/6/SHT/X

OR342

-PWRBTSW

OR89

DB_RST-

OR25

IT_AVCC

3VDUAL_PCH

5
4
3
2
1
128
127
126
125
124
123
122
121
120

119
118
117
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96

S0_IDLE-_R
IO_GP93
A_-PROCHOT

OBC24

10p/4/NPO/50V/J/X

For 8728 EUP function
3VDUAL_PCH

28_3VSB

VCCBTIO

<13> ESPI_IO0
<13> ESPI_IO1
<13> ESPI_IO2
<13> ESPI_IO3
<13> ESPI_ALERT
<13> ESPI_RESET-

1

SIO

P80LED_D7/DCR7/LS_IN1/SLCT/GP80
VREF25
TR6/VIN9
TR5/VIN8
TR4/VIN7
AVCC3
VIN0
VIN1
VIN2(+12V_SEN)
VIN3(+5V_SEN)

VIN4/THRMTRIP_IN#
VIN5/TR8
VIN6/TR9
VREF
TEMPIN1
TEMPIN2
TEMPIN3
TR7
GNDA
RSMRST#/GP55
LED_STRIP0/GPO10/JP9
MCLK/GP56/FAN_TAC6
MDAT/GP57/FAN_CTL6
KCLK/GP60
KDAT/GP61
3VAUX_SW/GP40/SMBCLK0/PCH_C2
PWRGD3/SMBDATA0/PCH_D2
SUSC#/GP53
PSON#
PANSWH#/GP43
GNDD
PME#/GPO54/JP8
PWRON#/GP44
SUSB#
PCIRST1#/GP47
VBAT
COPEN#
3VSB

70

71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95

OBC23
1n/4/X7R/50V/K

IT8689E


2

PWR SHT

STB- <29>
AFD- <29>
ERR- <29>
INIT- <29>
SLIN- <29>
ACK- <29>
BUSY <29>
PE <29>

31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16

15
14
13
12
11
10
9
8
7
6

8.2K/4/X
8.2K/4/X

LAD0/ESPI_IO0
BEEP_GB/FAN_CTL5/CIRRX2/GP16
LAD1/ESPI_IO1
CTS1#/GP31
LAD2/ESPI_IO2
PWMOUT_B21/RI1#/GP32
LAD3/ESPI_IO3
PWMOUT_G21/DCD1#/GP33
KRST#/GP62/ESPI_ALERT#
PWMOUT_R21/DTR1#/JP4
GA20/ESPI_RESET#
SIN1/GP41
GPO50/24M_OUT
PWMOUT_B12/SOUT1/JP3
PCICLK/ESPI_CLK
PWMOUT_G12/DSR1#/GP45

GNDD
PWMOUT_R12/RTS1#/JP2
VCCBT
P80LED_D0#/PD7/GP77
GPO95/JP1
PWMOUT_B20/P80LED6/PD6/GP76
VCC1_05_EN/GP66
PWMOUT_G20/P80LED5/PD5/GP75
PCH_D0/GP65/VBAT_IO
PWMOUT_R20/P80LED4/PD4/GP74
PCH_C0/VPP25_EN
GNDD
VR_RDY/GP97/DB_RST#
P80LED3/PD3/GP73
PCH_VRMPWRGD/GP96
PWMOUT_B10/P80LED2/PD2/GP72
AMDTSI_D/PCH_D1/VCCSA_EN
PWMOUT_G10/P80LED1/PD1/GP71
GP67/RTCRST#
PWMOUT_R10/P80LED0/PD0/GP70
PECI/AMDTSI_C
SMBCLK_H/USB_OC2/P80LED_D3#/STB#/GP87
PROCHOT#/GP94
SMBDAT_H/P80LED_D2#/AFD#/GP86
HDLED_IN/GP93/USB_DP/SLP_S0#
USB_OC1/P80LED_D1/#/ERR#
HDLED_OUT/GP92/USB_DM/S0_IDLE#
SMBCLK_3V/P80LED_OPT/INIT#/GP85
PWRLED/GP91
P80LED_D3/PWMOUT_B11/CE_DIS#/SLIN#/GP84

DDR_EN/GP90
P80LED_D4/SMBDAT_1_8V/PWMOUT_G11/LS_OUT2/ACK#/GP83
GPO42/FAN_CTL4/PWMOUT_R22/JP10
P80LED_D5/DCR8/LS_IN2/BUSY/GP82
SYS_3VSB
P80LED_D6/SMBCLK_1_8V/PWMOUT_R11/LS_OUT1/PE/GP81

OR41
OR42

VCC3

3

3

JP3

<29> RXD1

4

<29>

1

PD0
PD1
PD2
PD3


PD4
PD5
PD6
PD7

JP2

<29> RTS1<29> DSR1-

PD[0..7]

2

7

1

8

REV:0.1

N_-SLP_S0 <13,30>

模檢一
模檢組

Intel 219+Intel 210
IO_GP65


ECIO_SMBCLK
ECIO_SMBDATA

OR71
OR106

DB_RST-

OR90

0/4/X
0/4/X

OR110

1K/4/1

No
Support Single LAN BOM只不OR97。
Dual LAN BOM只不OR97、OR99。
ERP

3VDUAL_PCH

A

SMB_SW_SC0 <8,9,63,64,67>
SMB_SW_SD0 <8,9,63,64,67>

0/4/X


N_-SYS_RST

<11,63>

Gigabyte Technology
Title

IT8688
Size
Document Number
Custom
Date:
8

7

6

5

4

3

2

Rev

B560 HD3

Sheet

Tuesday, January 26, 2021

1

1.0
17

of

70


8

7

6

5

4

3

TEMP H/W MONITOR

PWF_R9


VCCBT

* 增增

2

0/6/X

PWF_R10 0/6

VCCBT

<17> VREF

For eSPI
OR73
10K/4/1

R674
8.2K/4

3VDUAL
VCC1V8_PRIM

1

JP4 HI ESPI MODE VCCBT 3.3V
JP5 HI ESPI MODE LPC I/F
JP4 LO ESPI MODE VCCBT 1.8V
JP5 LO ESPI MODE ESPI I/F


R675
10K/4/1

<17> SYS_TEMP
D

D

<17> CPU_TEMP
<17> PCH_TEMP
OC7
1u/4/X5R/6.3V/K

OC6
1u/4/X5R/6.3V/K

SYS_TEMP1
10K/1/4/S

PCH_TEMP
OC16
10K/1/4/S
1u/4/X5R/6.3V/K

CLOSE PCH

Close SIO

5只FAN時時才

<17> VREF
OR211
10K/4/1

OR83
10K/4/1

<17> TR4
<17> TR5
<17> TR6

OC17
1u/4/X5R/6.3V/K

X16_TEMP1
OC14
10K/1/4/S 1u/4/X5R/6.3V/K

VRM_TEMP
OC15
100K/1/4/S
1u/4/X5R/6.3V/K

SYS_TEMP2
10K/1/4/S

C

CLOSE VCORE
MOSFET


VOLTAGE-- H/W
MONITOR

VCCSA

VDDQ_SIO

*

VCC3

*

+12V

VCCGT

<17>
<17>
<17>
<17>
<17>

OR74
8.2K/4

2.0V

OR76

8.2K/4

OR78
15K/4/1

IT8728 EX

2.0V
<17> VIN3

OC9
OC8
OC4
1u/4/X5R/6.3V/K/X 1u/4/X5R/6.3V/K/X

OR61
10K/4/1

OR70
15K/4/1

B

VCC

OR82

OR79
75K/6/1


OR57
6.49K/4/1

VIN5
VIN6
VIN1
VIN2
VIN4

VCC_SIO

VCC_SIO

模0603
OR75
8.2K/4

C

Rev:0.6

**

B

*

l
a
i

t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do
OR85
10K/4/1

OC10
1u/4/X5R/6.3V/K/X

OC11


(靠靠ATX CONNECTOR )

0/4/SHT/X

Rev:0.6

IT8728 EX

OR77
10K/4/1

FOR EMI ONLY

FOR EMI ONLY

1u/4/X5R/6.3V/K

+12V

OC12
1u/4/X5R/6.3V/K

1u/4/X5R/6.3V/K

<17> VIN0

OR53

8.2K/4


OC3

1u/4/X5R/6.3V/K

VCORE_SIO

VIN2 must +12V input
VIN3 must VCC input

VCC3

C3
1n/4/X7R/50V/K

*

★Update 2015-04.24

C2
0.1u/4/X7R/16V/K

The division voltage of VIN2 & VIN3 must be around 2.9V

A

A

Gigabyte Technology
Title


HWM,KB/MS, FAN CTRL
Document Number
Size
Custom

Rev

B560 HD3

Date:
8

7

6

5

4

3

Tuesday, January 26, 2021
2

1.0
Sheet

18

1

of

70


5

4

CPU FAN

3

+12V

100K/4/1

VIN

FANPWM1

1

PW MIN

FANCDCIN

8


DCIN

FANC_MODE

6

MODE

FNC1
0.1u/4/X7R/16V/K

<13> N_GPP_B3

FNR6

2
4

NC
NC

3
7

PGND

9

FANC_PWMOUT

FANC_VOUT
CFAN_3

15K/4/1

FNC2
10u/8/X5R/16V/K

FANIO1 <17>
FNR5
6.2K/4/1

*

*

FAR1
1K/4/1
100K/4/1

VIN

FANPWM2

1

PW MIN

FAN1DCIN


8

DCIN

FAN1_MODE

6

FAC1
0.1u/4/X7R/16V/K
FAR6

+12V

n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b

o
a
n
g
i
G Do
VCC3

FGC3
10u/8/X5R/16V/K

FADU1

5

FAR2

l
a
ti

*深黑

CPU_OPT

FAC3
10u/8/X5R/16V/K

<17> FANPWM2


D

CPU_FAN
FAN/1*4/GY/A3/2.54/VA/D/SN

+12V

VCC3

MODE

FAN1_PWMOUT
FAN1_VOUT

2
4

PW MOUT
VOUT

3
7

NC
NC

<17> FANPWM5

FGR2


VIN

FANPWM5

1

PW MIN

CFAN7DCIN

8

DCIN

FGC1
0.1u/4/X7R/16V/K

+12V

NCT3947S/SOP8-EP

0/4/SHT/10/M/X

MODE: Floating=> Auto mode,
High=>PWM Mode,
Low=>Voltage Mode.

100K/4/1

FGDU1


5

CFAN7_MODE 6

9

PGND

FGR1
1K/4/1

FAN1_VOUT

<13> N_GPP_B17

FAR3
3.3K/4/1

FAN_VOUT trace 80 mil

C

FNR4

FANC_PWMOUT

MODE: Floating=> Auto mode,
High=>PWM Mode,
Low=>Voltage Mode.


0/4/SHT/10/M/X

FNR3
3.3K/4/1

FANC_VOUT

NCT3947S/SOP8-EP

SYSTEM FAN1

<13> N_GPP_B4

PW MOUT
VOUT

1
2
3
4

FNR2

5

G
V
S
C


*

FNR1
1K/4/1

CPU_FAN
CPU_OPT
SYS_FAN1
SYS_FAN2
SYS_FAN3

FNDU1

SFAN1_3

FAR4

15K/4/1

FAN1_PWMOUT

1
2
3
4

*
FAC2


FGR6

PW MOUT
VOUT

2
4

NC
NC

3
7

PGND

9

MODE

+12V

NCT3947S/SOP8-EP
FGR3
3.3K/4/1

0/4/SHT/10/M/X

CFAN7_VOUT


MODE: Floating=> Auto mode,
High=>PWM Mode,
Low=>Voltage Mode.

FANIO2 <17>

CFAN7_PWMOUT
CFAN7_VOUT

FGR4

FANIO5

15K/4/1

CFAN7_PWMOUT

FAR5
6.2K/4/1

FGC2
10u/8/X5R/16V/K

FANIO5 <17>

C

FGR5
6.2K/4/1


CPU_OPT
FAN/1*4/BK/A3/PA66

SYS_FAN1
FAN/1*4/BK/A3/PA66

G
V
S
C

10u/8/X5R/16V/K

COPT_3

G
V
S
C

FNC3
10u/8/X5R/16V/K

D

1

1
2
3

4

VCC3

<17> FANPWM1

2

+12V

Rev: 0.94

SYSTEM FAN2

+12V

VCC3

*

FBC3
10u/8/X5R/16V/K
FBR1
1K/4/1
FBR2

<17> FANPWM3

100K/4/1


FBDU1

5

VIN

FANPWM3

1

PW MIN

FAN2DCIN

8

DCIN

FAN2_MODE

6

MODE

FBC1
0.1u/4/X7R/16V/K

B

PW MOUT

VOUT

2
4

NC
NC

3
7

PGND

9

FAN2_PWMOUT
FAN2_VOUT

+12V

NCT3947S/SOP8-EP

B

FBR3
3.3K/4/1

FBR6

<13> N_GPP_B15


0/4/SHT/10/M/X

FAN2_VOUT

MODE: Floating=> Auto mode,
High=>PWM Mode,
Low=>Voltage Mode.

SFAN2_3

FBR4

15K/4/1

FAN2_PWMOUT

SYS_FAN2
FAN/1*4/BK/A3/PA66

G
V
S
C

10u/8/X5R/16V/K

FANIO3 <17>

FBR5

6.2K/4/1

1
2
3
4

*
FBC2

+12V

SYSTEM FAN3

SYS_FAN1 2nd

*

FCC3
10u/8/X5R/16V/K

FCR2

<17> FANPWM4

100K/4/1

A

FCC1

0.1u/4/X7R/16V/K

VIN

FANPWM4

1

PW MIN

FAN3DCIN

8

DCIN

FAN3_MODE

6

MODE

PW MOUT
VOUT

2
4

NC
NC


3
7

PGND

9

FAN3_PWMOUT
FAN3_VOUT

CPU_TEMP
X16_TEMP1

+12V

1st: priority 1.
2nd: priority 2.

CPU_FAN 1st
A

OPT_FAN

NCT3947S/SOP8-EP

FAN3_VOUT

FCR3
3.3K/4/1

SFAN3_3

FCR4

15K/4/1

FANIO4 <17>

0/4/SHT/10/M/X
FAN3_PWMOUT

1
2
3
4

*
FCC2
10u/8/X5R/16V/K

FCR5
6.2K/4/1

*

C

SYS_FAN3
FAN/1*4/BK/A3/PA66
G

V
S

MODE: Floating=> Auto mode,
High=>PWM Mode,
Low=>Voltage Mode.

PCH_TEMP

CPU_FAN 2nd

Gigabyte Technology
Title

HWM,KB/MS, FAN CTRL
SYS_FAN2

Document Number
Size
Custom

SYS_TEMP2

Date:
5

IO TEMP SENSE 8686

VRM_TEMP


FAN_VOUT trace 80 mil

FCR6

5 FAN from IO
SYS_FAN1 1st

FCDU1

5

SYS_FAN3_PUMP

FCR1
1K/4/1

<13> N_GPP_B16

CFL FAN LOCATION MAP

SYS_TEMP1

VCC3

4

3

2


Rev

B560 HD3 Sheet
Tuesday, January 26, 2021
1

1.0
19

of

70


8

7

6

5

4

3

2

1


3VDUAL

DUAL BIOS

*Single BIOS
3VDUAL

<11,29,64> N_ICH_SPI_MISO

N_ICH_SPI_MISO BSR18

8.2K/4

BSR19

22/4

<11,29,64> N_ICH_SPI_MISO

3VDUAL
BSR12
0/4/SHT/M/X

*PVT時,M_BIOS顆顆,請必SMD階

M_BIOS

BSR1
1K/4/1
M_BIOS

D

-SPI_CS_1

<64> -SPI_CS_1

Single BIOS OPTION
BSR3
0/4

BSR8

BSC1
10p/4/NPO/50V/J/X
<11> N_SPI_DQ2

BSR9

0/4/SHT/X

22/4

1

SPI_MISO

2

SO


N_-SPI_WP0

3

W P#

4

VSS

<11> N_-ICH_SPI_CS

BSC2
1u/4/X5R/6.3V/K

CS#

VDD

BSR13

0/4/SHT/X

l
a
i
t
n
e
d

i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do
256M

HOLD#

7

SCK

6

N_ICH_SPI_CLK


SI

5

N_ICH_SPI_MOSI

N_SPI_DQ3 <11>
N_ICH_SPI_CLK

<11,29,64>

BSC5
0.1u/4/X7R/16V/K/X

BSC3
10p/4/NPO/50V/J/X

C

B

GNT0 GNT1

LPC

0

0


PCI

0

1

NAND

1

0

SPI

1

1

D

LCP/G-FL/1.27mm/200MIL/WHITE[10SL2-000008-71R]/X

256M/WSON8/S

*

BOOT
DEVICE

3VDUAL


8
-HOLD0

SPI_MISO

* (footprint 模
SOIC8-SPI-SOCKET-1)

* 試試先不 , PVT 移則

N_ICH_SPI_MOSI

<11,29,64>

1 means floating
0 means PD 1K

C

B

A

A

Gigabyte Technology
Title

8


7

6

5

4

3

BIOS

Size
Custom

Document Number

Date:

Tuesday, January 26, 2021
2

B560 HD3 Sheet

Rev

1.0
20
1


of

70


8

7

6

PCIEX16 CAP

Rev 0.3

5

PCIEX16 SLOT

4

VCC3

PABC1
0.1u/4/X7R/16V/K

1 PAEC2
+ 560u/FP/D/6.3V/69/A/7m


PAR3
PAR4
PAR5
3VDUAL

D

+12V

PCIEX16

FOR SMBUS
PCIEX16不出short pad
<22,23,67> SMB_SW_SC1
<22,23,67> SMB_SW_SD1

0/4/SHT/X
0/4
0/4
VCC3

VCC3

1

-PCIEX16_PR

PAEC1
270u/FP/D/16V/8C/A/10m


PABC2
0.1u/4/X7R/16V/K

PABC3
0.1u/4/X7R/16V/K

+12 protect
short-wire test

-PCIEX16_PR

PA_EXP_TXP1_C
PA_EXP_TXN1_C

PA_EXP_TXP2_C
PA_EXP_TXN2_C

C

+12V
PARN2
1
3
5
7
1
3
5
7
PARN1


X16_+12V
0/8P4R/4/X
2
4
6
8
2
4
6
8
0/8P4R/0402/SHT/X

PA_EXP_TXP3_C
PA_EXP_TXN3_C

-PCIEX16_PR

PA_EXP_TXP4_C
PA_EXP_TXN4_C
PA_EXP_TXP5_C
PA_EXP_TXN5_C
PA_EXP_TXP6_C
PA_EXP_TXN6_C

PCIEX16 AC CAP

PA_EXP_TXP7_C
PA_EXP_TXN7_C


-PCIEX16_PR

PA_EXP_TXP0
PA_EXP_TXN0
PA_EXP_TXP1
PA_EXP_TXN1
PA_EXP_TXP2
PA_EXP_TXN2
PA_EXP_TXP3
PA_EXP_TXN3
PA_EXP_TXP4
PA_EXP_TXN4
PA_EXP_TXP5
PA_EXP_TXN5
PA_EXP_TXP6
PA_EXP_TXN6
PA_EXP_TXP7
PA_EXP_TXN7
PA_EXP_TXP8
PA_EXP_TXN8
PA_EXP_TXP9
PA_EXP_TXN9
PA_EXP_TXP10
PA_EXP_TXN10
PA_EXP_TXP11
PA_EXP_TXN11
PA_EXP_TXP12
PA_EXP_TXN12
PA_EXP_TXP13
PA_EXP_TXN13

PA_EXP_TXP14
PA_EXP_TXN14
PA_EXP_TXP15
PA_EXP_TXN15

B

PAC5
PAC4
PAC6
PAC7
PAC8
PAC9
PAC10
PAC11
PAC12
PAC13
PAC14
PAC15
PAC16
PAC17
PAC18
PAC19
PAC21
PAC20
PAC22
PAC23
PAC24
PAC25
PAC26

PAC27
PAC28
PAC29
PAC30
PAC31
PAC32
PAC33
PAC34
PAC35

0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K

0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K

PA_EXP_TXP0_C
PA_EXP_TXN0_C
PA_EXP_TXP1_C
PA_EXP_TXN1_C
PA_EXP_TXP2_C
PA_EXP_TXN2_C
PA_EXP_TXP3_C
PA_EXP_TXN3_C
PA_EXP_TXP4_C
PA_EXP_TXN4_C
PA_EXP_TXP5_C
PA_EXP_TXN5_C
PA_EXP_TXP6_C
PA_EXP_TXN6_C
PA_EXP_TXP7_C
PA_EXP_TXN7_C
PA_EXP_TXP8_C

PA_EXP_TXN8_C
PA_EXP_TXP9_C
PA_EXP_TXN9_C
PA_EXP_TXP10_C
PA_EXP_TXN10_C
PA_EXP_TXP11_C
PA_EXP_TXN11_C
PA_EXP_TXP12_C
PA_EXP_TXN12_C
PA_EXP_TXP13_C
PA_EXP_TXN13_C
PA_EXP_TXP14_C
PA_EXP_TXN14_C
PA_EXP_TXP15_C
PA_EXP_TXN15_C

PA_EXP_TXP8_C
PA_EXP_TXN8_C
PA_EXP_TXP9_C
PA_EXP_TXN9_C

PA_EXP_TXP10_C
PA_EXP_TXN10_C
PA_EXP_TXP11_C
PA_EXP_TXN11_C
PA_EXP_TXP12_C
PA_EXP_TXN12_C
PA_EXP_TXP13_C
PA_EXP_TXN13_C
PA_EXP_TXP14_C

PA_EXP_TXN14_C
PA_EXP_TXP15_C
PA_EXP_TXN15_C

A

PCI-E
PCE-E
PCE-E
PCE-E
PCE-E

PAR6
0/4/X

PA_EXP_TXP0_C
PA_EXP_TXN0_C

<13> -PCIEX16_PR

PCIEX16 PROTECT SHT

B1
B2
B3
B4
B5
B6
B7
B8

B9
B10
B11

12V
12V
RSVD
GND
SMCLK
SMDAT
GND
3.3V
JTAG1
3.3VAUX
W AKE*

-PCIEX16_PR
REV:1.1--> 2.5GHZ
X1(單單) BANDWITH=2.5GHz*(8b/10b)=2Gb/s=250MB/s
X1(雙單) BANDWITH=2.5GHz*(8b/10b)X2=4Gb/s=500MB/s
X16(單單) BANDWITH=2.5GHz*(8b/10b)X16=32Gb/s=4GB/s
X16(雙單) BANDWITH=2.5GHz*(8b/10b)X16X2=64Gb/s=8GB/s

PRSNT1*
12V
12V
GND
JTAG2
JTAG3
JTAG4

JTAG5
3.3V
3.3V
PW RGD

A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11

B12
B13
B14
B15
B16
B17
B18

RSVD
GND
HSOP0
HSON0
GND

PRSNT2*
GND

GND
REFCLK+
REFCLKGND
HSIP0
HSIN0
GND

A12
A13
A14
A15
A16
A17
A18

B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30

B31
B32

HSOP1
HSON1
GND
GND
HSOP2
HSON2
GND
GND
HSOP3
HSON3
GND
RSVD
PRSNT2*
GND

RSVD
GND
HSIP1
HSIN1
GND
GND
HSIP2
HSIN2
GND
GND
HSIP3
HSIN3

GND
RSVD

A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32

B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44

B45
B46
B47
B48
B49

HSOP4
HSON4
GND
GND
HSOP5
HSON5
GND
GND
HSOP6
HSON6
GND
GND
HSOP7
HSON7
GND
PRSNT2*
GND

RSVD
GND
HSIP4
HSIN4
GND
GND

HSIP5
HSIN5
GND
GND
HSIP6
HSIN6
GND
GND
HSIP7
HSIN7
GND

A33
A34
A35
A36
A37
A38
A39
A40
A41
A42
A43
A44
A45
A46
A47
A48
A49


RSVD
GND
HSIP8
HSIN8
GND
GND
HSIP9
HSIN9
GND
GND
HSIP10
HSIN10
GND
GND
HSIP11
HSIN11
GND
GND
HSIP12
HSIN12
GND
GND
HSIP13
HSIN13
GND
GND
HSIP14
HSIN14
GND
GND

HSIP15
HSIN15
GND

A50
A51
A52
A53
A54
A55
A56
A57
A58
A59
A60
A61
A62
A63
A64
A65
A66
A67
A68
A69
A70
A71
A72
A73
A74
A75

A76
A77
A78
A79
A80
A81
A82

PAR1

0/4/SHT/X

-DPCIE_RST

PAR2

0/4/SHT/X

PAC1
22p/4/NPO/50V/J/X

VCC3
D

B50
B51
B52
B53
B54
B55

B56
B57
B58
B59
B60
B61
B62
B63
B64
B65
B66
B67
B68
B69
B70
B71
B72
B73
B74
B75
B76
B77
B78
B79
B80
B81
B82

KEY


HSOP8
HSON8
GND
GND
HSOP9
HSON9
GND
GND
HSOP10
HSON10
GND
GND
HSOP11
HSON11
GND
GND
HSOP12
HSON12
GND
GND
HSOP13
HSON13
GND
GND
HSOP14
HSON14
GND
GND
HSOP15
HSON15

GND
PRSNT2*
RSVD

-DPCIE_RST

O_-PCIE_RST <17,22,23,25,28,29>

PA_SRCCLK_3GIO <10>
PA_-SRCCLK_3GIO <10>

PA_EXP_RXP0
PA_EXP_RXN0

PA_EXP_RXP1
PA_EXP_RXN1
PA_EXP_RXP2
PA_EXP_RXN2
PA_EXP_RXP3
PA_EXP_RXN3

C

PA_EXP_RXP4
PA_EXP_RXN4
PA_EXP_RXP5
PA_EXP_RXN5
PA_EXP_RXP6
PA_EXP_RXN6
PA_EXP_RXP7

PA_EXP_RXN7

PA_EXP_RXP8
PA_EXP_RXN8

PCIEX16:16/5/5/5/16
PA_EXP_RXP[0..15]
PA_EXP_RXN[0..15]
PA_EXP_TXP[0..15]
PA_EXP_TXN[0..15]

PA_EXP_RXP9
PA_EXP_RXN9

PA_EXP_RXP[0..15] <4>
PA_EXP_RXN[0..15]

PA_EXP_TXN[0..15] <4>

B

PA_EXP_RXP10
PA_EXP_RXN10
PA_EXP_RXP11
PA_EXP_RXN11
PA_EXP_RXP12
PA_EXP_RXN12
PA_EXP_RXP13
PA_EXP_RXN13
PA_EXP_RXP14

PA_EXP_RXN14
PA_EXP_RXP15
PA_EXP_RXN15

PCI-E/16X-164P/GY/LONG DOUBLE/HK*2/GEN4.0

A

深黑
Gigabyte Technology
Title

PCI-E REV:3.0--> 8GHZ
PCE-E X1(單單) BANDWITH=8GHz*(128b/130b)=8Gb/s=1GB/s
7

6

<4>

PA_EXP_TXP[0..15] <4>

PCI-E REV:2.0--> 5GHZ
PCE-E X1(單單) BANDWITH=5GHz*(8b/10b)=4Gb/s=500MB/s

8

1

X16_+12V


3GIO_*16

l
a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do


<11,17,22,23> N_-PCIE_WAKE
+

2

PCIESLOT-164STH
X16_+12V

X16_+12V

3

PCI EXPRESS * 16

5

4

3

Size
Custom

Document Number

Rev

Date:

Tuesday, January 26, 2021


1.0

B560 HD3
2

Sheet

21
1

of

70


5

4

PCIE*4

Rev 0.51

3

2

1


*Footprint "PCIESLOT-64STH-1"
+12V

+12V

FOR SMBUS
PCIEX4 SM Bus電對layout 模0 ohm
不不
D

<21,23,67> SMB_SW_SC1
<21,23,67> SMB_SW_SD1

PQR1
PQR4
0/4
PQR5
0/4
3VDUAL
VCC3

<11,17,21,23> N_-PCIE_WAKE
-PCIEX4_PR
PQC2
PQC3

<12> PP_PCIEX4_TP24
<12> PP_PCIEX4_TN24

PQR6


0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K

B1
B2
B3
0/4/SHT/X B4
B5
B6
B7
B8
B9
B10
B11

12V
12V
RSVD
GND
SMCLK
SMDAT
GND
3.3V
JTAG1
3.3VAUX
W AKE*

B12
B13

B14
B15
B16
B17
B18

RSVD
GND
HSOP0
HSON0
GND
PRSNT2*
GND

0/4/X
PP_PCIEX4_TP24C
PP_PCIEX4_TN24C
-PCIEX4_PR

*
0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K

PP_PCIEX4_TP23C
PP_PCIEX4_TN23C

PQC14
PQC15

0.22u/4/X5R/6.3V/K

0.22u/4/X5R/6.3V/K

PP_PCIEX4_TP22C
PP_PCIEX4_TN22C

PQC17
<12> PP_PCIEX4_TP21
PQC18
<12> PP_PCIEX4_TN21

0.22u/4/X5R/6.3V/K
0.22u/4/X5R/6.3V/K

PP_PCIEX4_TP21C
PP_PCIEX4_TN21C

PQC26
<12> PP_PCIEX4_TP23
PQC27
<12> PP_PCIEX4_TN23
<12> PP_PCIEX4_TP22
<12> PP_PCIEX4_TN22

3GIO_*4

PCIEX4

C

B19

B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32

HSOP1
HSON1
GND
GND
HSOP2
HSON2
GND
GND
HSOP3
HSON3
GND
RSVD
PRSNT2*
GND

PRSNT1*

12V
12V
GND
JTAG2
JTAG3
JTAG4
JTAG5
3.3V
3.3V
PW RGD

A1
A2
A3
A4 PQR2
A5
A6
A7
A8
A9
A10
A11

GND
REFCLK+
REFCLKGND
HSIP0
HSIN0
GND


A12
A13
A14
A15
A16
A17
A18

RSVD
GND
HSIP1
HSIN1
GND
GND
HSIP2
HSIN2
GND
GND
HSIP3
HSIN3
GND
RSVD

A19
A20
A21
A22
A23
A24
A25

A26
A27
A28
A29
A30
A31
A32

0/4/SHT/X

l
a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b

o
a
n
g
i
G Do
KEY

VCC3

O_-PCIE_RST <17,21,23,25,28,29>

PQC1

22p/4/NPO/50V/J

PP_PCIE_CLK <10>
PP_-PCIE_CLK <10>

PP_PCIEX4_IP24 <12>
PP_PCIEX4_IN24 <12>

PP_PCIEX4_IP23 <12>
PP_PCIEX4_IN23 <12>
PP_PCIEX4_IP22 <12>
PP_PCIEX4_IN22 <12>
PP_PCIEX4_IP21 <12>
PP_PCIEX4_IN21 <12>

3VDUAL


<13> -PCIEX4_PR

-PCIEX4_PR

B48

PRSNT2*

通通BIOS DETECTED DEVICE

D

PQR3
0/4/SHT/X

C

+12V

PQC16
1u/4/X5R/6.3V/K/X

PQC19
0.1u/4/X7R/16V/K

VCC3

PQC4
0.1u/4/X7R/16V/K


B

B81

PQC5
0.1u/4/X7R/16V/K

PQC6
0.1u/4/X7R/16V/K

PQC7
0.1u/4/X7R/16V/K

B

PRSNT2*

A

A

PCI-E/4X-66P/GY/LONG DOUBLE/HK*2

深黑

Gigabyte Technology
Title

PCIE_X4


5

4

3

2

Size
Custom

Document Number

Date:

Tuesday, January 26, 2021

Rev

B560 HD3 Sheet
1

1.0
22

of

70



5

4

PCIEX1

PCIEX1 SLOT

Rev 0.51

PIBC1

3

+12V

0.1u/4/X7R/16V/K

PIR3
0/4/SHT/X
SMB_SW_SC1
<21,22,67> SMB_SW_SC1
SMB_SW_SD1
<21,22,67> SMB_SW_SD1
D

VCC3
3VDUAL
<11,17,21,22> N_-PCIE_WAKE


PCIEX1_2

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11

2

1

3GIO_X1

12V
12V
RSVD
GND
SMCLK
SMDAT
GND
3.3V
JTAG1

3.3VAUX
W AKE*

PRSNT1*
12V
12V
GND
JTAG2
JTAG3
JTAG4
JYAG5
3.3V
3.3V
PW RGD

A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11

GND
REFCLK+
REFCLKGND

HSIP0
HSIN0
GND

A12
A13
A14
A15
A16
A17
A18

PRSNT1*
12V
12V
GND
JTAG2
JTAG3
JTAG4
JYAG5
3.3V
3.3V
PW RGD

A1
A2
A3
A4
A5
A6

A7
A8
A9
A10
A11

GND
REFCLK+
REFCLKGND
HSIP0
HSIN0
GND

A12
A13
A14
A15
A16
A17
A18

PIR1

0/4/SHT/X
+12V

PIR2

0/4/SHT/X


D

VCC3
O_-PCIE_RST <17,21,22,25,28,29>

l
a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i

G Do
KEY

B12
B13
PIC2
0.22u/4/X5R/6.3V/K PI_PCIEX1_OPC B14
<12> PI_PCIEX1_OP
PIC3
0.22u/4/X5R/6.3V/K PI_PCIEX1_ONC B15
<12> PI_PCIEX1_ON
B16
-PCIEX1_PR1
B17
<13> -PCIEX1_PR1
B18

RVSD
GND
HSOP0
HSON0
GND
PRSNT2*
GND

PIC1
22p/4/NPO/50V/J/X

PI_PCIE_CLK <10>
PI_-PCIE_CLK <10>


PI_PCIEX1_IP <12>
PI_PCIEX1_IN <12>

PCI-E/1X-36P/BK/OL

PCIE*1
PCIEX1_2

PCIEX1_1

B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11

12V
12V
RSVD
GND
SMCLK
SMDAT
GND

3.3V
JTAG1
3.3VAUX
W AKE*

B12
B13
PJC2
0.22u/4/X5R/6.3V/K PJ_PCIEX1_OPC B14
<12> PJ_PCIEX1_OP
PJC3
0.22u/4/X5R/6.3V/K PJ_PCIEX1_ONC B15
<12> PJ_PCIEX1_ON
B16
-PCIEX1_PR2
B17
<13> -PCIEX1_PR2
B18

RVSD
GND
HSOP0
HSON0
GND
PRSNT2*
GND

PJBC1

C


+12V

<13,24,30,67> N_SMBCLK
<13,24,30,67> N_SMBDATA

0.1u/4/X7R/16V/K

PJR3
0/4/SHT/X
N_SMBCLK
N_SMBDATA
VCC3
3VDUAL

<11,17,21,22> N_-PCIE_WAKE

3GIO_X1

PJR1

0/4/SHT/X

+12V

PJR2

C

0/4/SHT/X


VCC3

O_-PCIE_RST <17,21,22,25,28,29>

KEY

PJ_PCIE_CLK <10>
PJ_-PCIE_CLK <10>

PJ_PCIEX1_IP
PJ_PCIEX1_IN

PJC1
22p/4/NPO/50V/J/X

PJ_PCIEX1_IP <12>
PJ_PCIEX1_IN <12>

PCI-E/1X-36P/BK/OL

VCC3

B

PIBC3
0.1u/4/X7R/16V/K

VCC3


PKBC3
0.1u/4/X7R/16V/K

A

B

A

Gigabyte Technology
Title

PCIE X1 *3
Size
Custom
Date:
5

4

3

2

Document Number

Rev

B560 HD3 Sheet
Tuesday, January 26, 2021

1

1.0
23

of

70


5

3

VCC3

2

1

VGA_LDO_EN

VGA_VCCK_V12

VGA_POL1_SDA

21

DVC16
0.1u/4/X7R/16V/K


VGA_POL2_SCL

DVC15
10u/6/X5R/6.3V/M/X

22

DVC14
0.1u/4/X7R/16V/K

VGA_AVCC33

POWER

23

R2.0

24

RTD2168

4

DVC12
0.1u/4/X7R/16V/K

DVC13
1u/4/X5R/6.3V/K


VCC3
DVC10

0/6/SHT/M/X

VGA_AVCC33

DVC11

0/6/SHT/M/X

VGA_VDD_DAC_33

LANE1P

DVC23

0.1u/4/X7R/16V/K

VGA_LANE1_N 32

LANE1N
EPAD_GND

1

Reserve Pull High

VGA_HPD


C

VCC3
4.7K/4/X VGA_SMB_SCL
4.7K/4/X VGA_SMB_SDA

DVR14
DVR15

<13,23,30,67> N_SMBCLK
<13,23,30,67> N_SMBDATA

DVR16
DVR17

17
XI/CKIN

19

18
XO

VCCK_12

20
DVCC_33

l

a
i
t
n
e
d
i
f
n y
o
C
p
o
e
t
C
y
t
b
o
a
n
g
i
G Do
GND_DAC

14

GREEN_N


13

8.2K/4

VGA_RED_P

DVR10

VGA_POL2_SCL

8.2K/4

VGA_GREEN_P

DVR11

8.2K/4/X

POL1_SDA(PIN22)

GREEN_P

12

BLUE_N

11

BLUE_P


10

VGA_BLUE_P

9

VGA_VDD_DAC_33

0

POL2_SCL
(PIN23)

1

0

1

X

EP MODE

ROM ONLY EEPROM
MODE
MODE

DVC24
4.7u/6/X5R/6.3V/K


RTD2168/[10HQ5-A32168-10R]

DVC25
0.1u/4/X7R/16V/K

Embedded LDO

C

VGA_HSYNC
VGA_VSYNC

8.2K/4/X VGA_LDO_EN

DVR13

VCC3

VCC3

LDO_EN(PIN21)

MASK/0/4/SHT/M/X
MASK/0/4/SHT/M/X

DVC26
0.1u/4/X7R/16V/K

VGA_SCL

VGA_SDA

請請PCH端

8.2K/4/X VGA_POL1_SDA DVR9

DVR8

15

VDD_DAC_33

HPD

33

Power on latch

16

RED_P

HSYNC

VGA_LANE1_P 31

8

0.1u/4/X7R/16V/K


VSYNC

DVC22

VGA_SDA

LANE0N

7

LANE0P

VGA_LANE0_N 30

6

VGA_LANE0_P 29

0.1u/4/X7R/16V/K

VGA_SDA

0.1u/4/X7R/16V/K

DVC21

DVCC_33

DVC20


5

<48> VGA_TXN1

RTD2168

RRX

VGA_SCL

<48> VGA_TXP1

AUX_N

4

<48> VGA_TXN0

28

VGA_SCL

<48> VGA_TXP0

VGA_RRX

AUX_P

SMB_SDA


VGA_AUX_CH_N27

12K/4/1

RED_N

3

0.1u/4/X7R/16V/K

DVR12

X'TAL EMBEDDED

VCC3

AVCC_12

VGA_SMB_SDA

DVC19

LDO_EN

AVCC_33
VGA_AUX_CH_P26

SMB_SCL

VGA_VCCK_V12 25


0.1u/4/X7R/16V/K

2

<48> VGA_AUX-

0.1u/4/X7R/16V/K

DVC18

VGA_SMB_SCL

<48> VGA_AUX

DVC17

POL1_SDA

D

DVU1

POL2_SCL

D

0

1


VCCK_V12 from
External 1.2V

VCCK_V12 from
Embedded LDO

DP HPD

VGA_HPD

N_VGA_HDP_F <48>

DVR18
100K/4/1

B

VGA SIGNAL

R2.0
VGA_VSYNC

DVR1

G_VSYNC

33/4

DVC2

10p/4/NPO/50V/J/X

B

VGA CONN. 架架架VGA(BLACK)
FSVCC_KM

DVC1
0.1u/4/X7R/16V/K/X

VGA_SDA_F

DVC3
10p/4/NPO/50V/J/X

VGA_RED_P
VGA_GREEN_P
VGA_BLUE_P

DVFB1
DVFB2
DVFB3

30/4/4A/S
30/4/4A/S
30/4/4A/S

G_VGA_R
G_VGA_G
G_VGA_B


A

DVR5
75/4/1

Close to Filter

DVD1
BAT54A/SOT23/200mA

G_VGA_G

SOT23

G_VGA_B

11
12

VGA_SDA

13

G_HSYNC

14

G_VSYNC


15

VGA_SCL

VGA/BK/SC/RA/D/2/HR
DVR3
2.2K/4/1

A

VGA ESD
DVC4 DVC5 DVC6
10p/4/NPO/50V/J
10p/4/NPO/50V/J
10p/4/NPO/50V/J

DVESD1

DVC7
DVC9
DVC8
10p/4/NPO/50V/J
10p/4/NPO/50V/J
10p/4/NPO/50V/J

G_HSYNC

G_VSYNC

DVESD2


1

6

VGA_SCL

2

5

VCC

4

VGA_SDA

3

G_VGA_G

G_VGA_R

1

6

2

5


3

4

Gigabyte Technology
VCC3

AZC099-04S/SOT23-6L
4

3

Title

SATA

G_VGA_B

FOR EMI
5

VGA

6
1
7
2
8
3

9
4
10
5

VGA_SCL
VGA_SDA

DVR7
75/4/1
DVR6
75/4/1

DVR2
2.2K/4/1

G_VGA_R

17

G_HSYNC

33/4

VGA_SCL_F

DVR4

16


VCC

VGA_HSYNC

Size
Custom

Document Number

Date:

Tuesday, January 26, 2021

AZC099-04S/SOT23-6L
2

Rev

1.0

B560 HD3

Sheet
1

24

of

70



Tài liệu bạn tìm kiếm đã sẵn sàng tải về

Tải bản đầy đủ ngay
×