đồ án xe dò line cơ điện tử
Bạn đang xem bản rút gọn của tài liệu. Xem và tải ngay bản đầy đủ của tài liệu tại đây (6.96 MB, 430 trang )
PIC18F2455/2550/4455/4550
Data Sheet
28/40/44-Pin, High-Performance,
Enhanced Flash, USB Microcontrollers
with nanoWatt Technology
© 2006 Microchip Technology Inc.
Preliminary
DS39632C
Note the following details of the code protection feature on Microchip devices:
•
Microchip products meet the specification contained in their particular Microchip Data Sheet.
•
Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
•
There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
•
Microchip is willing to work with the customer who is concerned about the integrity of their code.
•
Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED,
WRITTEN OR ORAL, STATUTORY OR OTHERWISE,
RELATED TO THE INFORMATION, INCLUDING BUT NOT
LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE,
MERCHANTABILITY OR FITNESS FOR PURPOSE.
Microchip disclaims all liability arising from this information and
its use. Use of Microchip devices in life support and/or safety
applications is entirely at the buyer’s risk, and the buyer agrees
to defend, indemnify and hold harmless Microchip from any and
all damages, claims, suits, or expenses resulting from such
use. No licenses are conveyed, implicitly or otherwise, under
any Microchip intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, Accuron,
dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART,
PRO MATE, PowerSmart, rfPIC and SmartShunt are
registered trademarks of Microchip Technology Incorporated
in the U.S.A. and other countries.
AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB,
PICMASTER, SEEVAL, SmartSensor and The Embedded
Control Solutions Company are registered trademarks of
Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, Application Maestro, dsPICDEM,
dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR,
FanSense, FlexROM, fuzzyLAB, In-Circuit Serial
Programming, ICSP, ICEPIC, Linear Active Thermistor,
MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM,
PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo,
PowerMate, PowerTool, Real ICE, rfLAB, rfPICDEM, Select
Mode, Smart Serial, SmartTel, Total Endurance, UNI/O,
WiperLock and Zena are trademarks of Microchip Technology
Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
© 2006, Microchip Technology Incorporated, Printed in the
U.S.A., All Rights Reserved.
Printed on recycled paper.
Microchip received ISO/TS-16949:2002 quality system certification for
its worldwide headquarters, design and wafer fabrication facilities in
Chandler and Tempe, Arizona and Mountain View, California in
October 2003. The Company’s quality system processes and
procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.
DS39632C-page ii
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
28/40/44-Pin, High-Performance, Enhanced Flash,
USB Microcontrollers with nanoWatt Technology
Universal Serial Bus Features:
Peripheral Highlights:
• USB V2.0 Compliant
• Low Speed (1.5 Mb/s) and Full Speed (12 Mb/s)
• Supports Control, Interrupt, Isochronous and Bulk
Transfers
• Supports up to 32 Endpoints (16 bidirectional)
• 1-Kbyte Dual Access RAM for USB
• On-Chip USB Transceiver with On-Chip Voltage
Regulator
• Interface for Off-Chip USB Transceiver
• Streaming Parallel Port (SPP) for USB streaming
transfers (40/44-pin devices only)
•
•
•
•
Power-Managed Modes:
•
•
•
•
•
•
•
•
•
•
Run: CPU on, peripherals on
Idle: CPU off, peripherals on
Sleep: CPU off, peripherals off
Idle mode currents down to 5.8 μA typical
Sleep mode currents down to 0.1 μA typical
Timer1 Oscillator: 1.1 μA typical, 32 kHz, 2V
Watchdog Timer: 2.1 μA typical
Two-Speed Oscillator Start-up
•
•
•
High-Current Sink/Source: 25 mA/25 mA
Three External Interrupts
Four Timer modules (Timer0 to Timer3)
Up to 2 Capture/Compare/PWM (CCP) modules:
- Capture is 16-bit, max. resolution 5.2 ns (TCY/16)
- Compare is 16-bit, max. resolution 83.3 ns (TCY)
- PWM output: PWM resolution is 1 to 10-bit
Enhanced Capture/Compare/PWM (ECCP) module:
- Multiple output modes
- Selectable polarity
- Programmable dead time
- Auto-shutdown and auto-restart
Enhanced USART module:
- LIN bus support
Master Synchronous Serial Port (MSSP) module
supporting 3-wire SPI (all 4 modes) and I2C™
Master and Slave modes
10-bit, up to 13-channel Analog-to-Digital Converter
module (A/D) with Programmable Acquisition Time
Dual Analog Comparators with Input Multiplexing
Special Microcontroller Features:
Flexible Oscillator Structure:
• C Compiler Optimized Architecture with optional
Extended Instruction Set
• 100,000 Erase/Write Cycle Enhanced Flash
Program Memory typical
• 1,000,000 Erase/Write Cycle Data EEPROM
Memory typical
• Flash/Data EEPROM Retention: > 40 years
• Self-Programmable under Software Control
• Priority Levels for Interrupts
• 8 x 8 Single-Cycle Hardware Multiplier
• Extended Watchdog Timer (WDT):
- Programmable period from 41 ms to 131s
• Programmable Code Protection
• Single-Supply 5V In-Circuit Serial
Programming™ (ICSP™) via two pins
• In-Circuit Debug (ICD) via two pins
• Optional dedicated ICD/ICSP port (44-pin devices only)
• Wide Operating Voltage Range (2.0V to 5.5V)
EAUSART
Comparators
• Four Crystal modes, including High Precision PLL
for USB
• Two External Clock modes, up to 48 MHz
• Internal Oscillator Block:
- 8 user-selectable frequencies, from 31 kHz
to 8 MHz
- User-tunable to compensate for frequency drift
• Secondary Oscillator using Timer1 @ 32 kHz
• Dual Oscillator options allow microcontroller and
USB module to run at different clock speeds
• Fail-Safe Clock Monitor:
- Allows for safe shutdown if any clock stops
Timers
8/16-Bit
PIC18F2455
24K
12288
2048
256
24
10
2/0
No
Y
Y
1
2
1/3
PIC18F2550
32K
16384
2048
256
24
10
2/0
No
Y
Y
1
2
1/3
PIC18F4455
24K
12288
2048
256
35
13
1/1
Yes
Y
Y
1
2
1/3
PIC18F4550
32K
16384
2048
256
35
13
1/1
Yes
Y
Y
1
2
1/3
Program Memory
Device
MSSP
Data Memory
Flash # Single-Word SRAM EEPROM
(bytes) Instructions (bytes) (bytes)
© 2006 Microchip Technology Inc.
I/O
10-Bit CCP/ECCP
A/D (ch)
(PWM)
Preliminary
SPP
SPI
Master
I2C™
DS39632C-page 1
PIC18F2455/2550/4455/4550
Pin Diagrams
28-Pin PDIP, SOIC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
PIC18F2455
PIC18F2550
MCLR/VPP/RE3
RA0/AN0
RA1/AN1
RA2/AN2/VREF-/CVREF
RA3/AN3/VREF+
RA4/T0CKI/C1OUT/RCV
RA5/AN4/SS/HLVDIN/C2OUT
VSS
OSC1/CLKI
OSC2/CLKO/RA6
RC0/T1OSO/T13CKI
RC1/T1OSI/CCP2(1)/UOE
RC2/CCP1
VUSB
28
27
26
25
24
23
22
21
20
19
18
17
16
15
RB7/KBI3/PGD
RB6/KBI2/PGC
RB5/KBI1/PGM
RB4/AN11/KBI0
RB3/AN9/CCP2(1)/VPO
RB2/AN8/INT2/VMO
RB1/AN10/INT1/SCK/SCL
RB0/AN12/INT0/FLT0/SDI/SDA
VDD
VSS
RC7/RX/DT/SDO
RC6/TX/CK
RC5/D+/VP
RC4/D-/VM
MCLR/VPP/RE3
RA0/AN0
RA1/AN1
RA2/AN2/VREF-/CVREF
RA3/AN3/VREF+
RA4/T0CKI/C1OUT/RCV
RA5/AN4/SS/HLVDIN/C2OUT
RE0/AN5/CK1SPP
RE1/AN6/CK2SPP
RE2/AN7/OESPP
VDD
VSS
OSC1/CLKI
OSC2/CLKO/RA6
RC0/T1OSO/T13CKI
RC1/T1OSI/CCP2(1)/UOE
RC2/CCP1/P1A
VUSB
RD0/SPP0
RD1/SPP1
Note 1:
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
PIC18F4455
PIC18F4550
40-Pin PDIP
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
RB7/KBI3/PGD
RB6/KBI2/PGC
RB5/KBI1/PGM
RB4/AN11/KBI0/CSSPP
RB3/AN9/CCP2(1)/VPO
RB2/AN8/INT2/VMO
RB1/AN10/INT1/SCK/SCL
RB0/AN12/INT0/FLT0/SDI/SDA
VDD
VSS
RD7/SPP7/P1D
RD6/SPP6/P1C
RD5/SPP5/P1B
RD4/SPP4
RC7/RX/DT/SDO
RC6/TX/CK
RC5/D+/VP
RC4/D-/VM
RD3/SPP3
RD2/SPP2
RB3 is the alternate pin for CCP2 multiplexing.
DS39632C-page 2
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
RC6/TX/CK
RC5/D+/VP
RC4/D-/VM
RD3/SPP3
RD2/SPP2
RD1/SPP1
RD0/SPP0
VUSB
RC2/CCP1/P1A
RC1/T1OSI/CCP2(1)/UOE
NC/ICPORTS(2)
Pin Diagrams (Continued)
44
43
42
41
40
39
38
37
36
35
34
44-Pin TQFP
PIC18F4455
PIC18F4550
33
32
31
30
29
28
27
26
25
24
23
12
13
14
15
16
17
18
19
20
21
22
1
2
3
4
5
6
7
8
9
10
11
NC/ICRST(2)/ICVPP(2)
RC0/T1OSO/T13CKI
OSC2/CLKO/RA6
OSC1/CLKI
VSS
VDD
RE2/AN7/OESPP
RE1/AN6/CK2SPP
RE0/AN5/CK1SPP
RA5/AN4/SS/HLVDIN/C2OUT
RA4/T0CKI/C1OUT/RCV
RC6/TX/CK
RC5/D+/VP
RC4/D-/VM
RD3/SPP3
RD2/SPP2
RD1/SPP1
RD0/SPP0
VUSB
RC2/CCP1/P1A
RC1/T1OSI/CCP2(1)/UOE
RC0/T1OSO/T13CKI
NC/ICCK(2)/ICPGC(2)
NC/ICDT(2)/ICPGD(2)
RB4/AN11/KBI0/CSSPP
RB5/KBI1/PGM
RB6/KBI2/PGC
RB7/KBI3/PGD
MCLR/VPP/RE3
RA0/AN0
RA1/AN1
RA2/AN2/VREF-/CVREF
RA3/AN3/VREF+
RC7/RX/DT/SDO
RD4/SPP4
RD5/SPP5/P1B
RD6/SPP6/P1C
RD7/SPP7/P1D
VSS
VDD
RB0/AN12/INT0/FLT0/SDI/SDA
RB1/AN10/INT1/SCK/SCL
RB2/AN8/INT2/VMO
RB3/AN9/CCP2(1)/VPO
44
43
42
41
40
39
38
37
36
35
34
44-Pin QFN
PIC18F4455
PIC18F4550
33
32
31
30
29
28
27
26
25
24
23
12
13
14
15
16
17
18
19
20
21
22
1
2
3
4
5
6
7
8
9
10
11
OSC2/CLKO/RA6
OSC1/CLKI
VSS
VSS
VDD
VDD
RE2/AN7/OESPP
RE1/AN6/CK2SPP
RE0/AN5/CK1SPP
RA5/AN4/SS/HLVDIN/C2OUT
RA4/T0CKI/C1OUT/RCV
RB3/AN9/CCP2(1)/VPO
NC
RB4/AN11/KBI0/CSSPP
RB5/KBI1/PGM
RB6/KBI2/PGC
RB7/KBI3/PGD
MCLR/VPP/RE3
RA0/AN0
RA1/AN1
RA2/AN2/VREF-/CVREF
RA3/AN3/VREF+
RC7/RX/DT/SDO
RD4/SPP4
RD5/SPP5/P1B
RD6/SPP6/P1C
RD7/SPP7/P1D
VSS
VDD
VDD
RB0/AN12/INT0/FLT0/SDI/SDA
RB1/AN10/INT1/SCK/SCL
RB2/AN8/INT2/VMO
Note 1:
2:
RB3 is the alternate pin for CCP2 multiplexing.
Special ICPORTS features available in select circumstances. See Section 25.9 “Special ICPORT Features (Designated
Packages Only)” for more information.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 3
PIC18F2455/2550/4455/4550
Table of Contents
1.0 Device Overview .......................................................................................................................................................................... 7
2.0 Oscillator Configurations ............................................................................................................................................................ 23
3.0 Power-Managed Modes ............................................................................................................................................................. 35
4.0 Reset .......................................................................................................................................................................................... 43
5.0 Memory Organization ................................................................................................................................................................. 57
6.0 Flash Program Memory .............................................................................................................................................................. 79
7.0 Data EEPROM Memory ............................................................................................................................................................. 89
8.0 8 x 8 Hardware Multiplier............................................................................................................................................................ 95
9.0 Interrupts .................................................................................................................................................................................... 97
10.0 I/O Ports ................................................................................................................................................................................... 111
11.0 Timer0 Module ......................................................................................................................................................................... 125
12.0 Timer1 Module ......................................................................................................................................................................... 129
13.0 Timer2 Module ......................................................................................................................................................................... 135
14.0 Timer3 Module ......................................................................................................................................................................... 137
15.0 Capture/Compare/PWM (CCP) Modules ................................................................................................................................. 141
16.0 Enhanced Capture/Compare/PWM (ECCP) Module................................................................................................................ 149
17.0 Universal Serial Bus (USB) ...................................................................................................................................................... 163
18.0 Streaming Parallel Port ............................................................................................................................................................ 187
19.0 Master Synchronous Serial Port (MSSP) Module .................................................................................................................... 193
20.0 Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) ............................................................... 237
21.0 10-Bit Analog-to-Digital Converter (A/D) Module ..................................................................................................................... 259
22.0 Comparator Module.................................................................................................................................................................. 269
23.0 Comparator Voltage Reference Module ................................................................................................................................... 275
24.0 High/Low-Voltage Detect (HLVD)............................................................................................................................................. 279
25.0 Special Features of the CPU .................................................................................................................................................... 285
26.0 Instruction Set Summary .......................................................................................................................................................... 307
27.0 Development Support............................................................................................................................................................... 357
28.0 Electrical Characteristics .......................................................................................................................................................... 361
29.0 DC and AC Characteristics Graphs and Tables ....................................................................................................................... 399
30.0 Packaging Information.............................................................................................................................................................. 401
Appendix A: Revision History............................................................................................................................................................. 409
Appendix B: Device Differences......................................................................................................................................................... 409
Appendix C: Conversion Considerations ........................................................................................................................................... 410
Appendix D: Migration From Baseline to Enhanced Devices............................................................................................................. 410
Appendix E: Migration From Mid-Range to Enhanced Devices ......................................................................................................... 411
Appendix F: Migration From High-End to Enhanced Devices............................................................................................................ 411
Index .................................................................................................................................................................................................. 413
The Microchip Web Site ..................................................................................................................................................................... 425
Customer Change Notification Service .............................................................................................................................................. 425
Customer Support .............................................................................................................................................................................. 425
Reader Response .............................................................................................................................................................................. 426
PIC18F2455/2550/4455/4550 Product Identification System ............................................................................................................ 427
DS39632C-page 4
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
TO OUR VALUED CUSTOMERS
It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip
products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and
enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via
E-mail at or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We
welcome your feedback.
Most Current Data Sheet
To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:
You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.
The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).
Errata
An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current
devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision
of silicon and revision of document to which it applies.
To determine if an errata sheet exists for a particular device, please check with one of the following:
• Microchip’s Worldwide Web site;
• Your local Microchip sales office (see last page)
When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are
using.
Customer Notification System
Register on our web site at www.microchip.com to receive the most current information on all of our products.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 5
PIC18F2455/2550/4455/4550
NOTES:
DS39632C-page 6
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
1.0
DEVICE OVERVIEW
1.1.3
This document contains device-specific information for
the following devices:
• PIC18F2455
• PIC18LF2455
• PIC18F2550
• PIC18LF2550
• PIC18F4455
• PIC18LF4455
• PIC18F4550
• PIC18LF4550
This family of devices offers the advantages of all
PIC18 microcontrollers – namely, high computational
performance at an economical price – with the addition
of high endurance, Enhanced Flash program memory. In
addition to these features, the
PIC18F2455/2550/4455/4550 family introduces design
enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive
applications.
1.1
1.1.1
New Core Features
nanoWatt TECHNOLOGY
All of the devices in the PIC18F2455/2550/4455/4550
family incorporate a range of features that can significantly reduce power consumption during operation.
Key items include:
• Alternate Run Modes: By clocking the controller
from the Timer1 source or the internal oscillator
block, power consumption during code execution
can be reduced by as much as 90%.
• Multiple Idle Modes: The controller can also run
with its CPU core disabled but the peripherals still
active. In these states, power consumption can be
reduced even further, to as little as 4% of normal
operation requirements.
• On-the-Fly Mode Switching: The
power-managed modes are invoked by user code
during operation, allowing the user to incorporate
power-saving ideas into their application’s
software design.
• Low Consumption in Key Modules: The power
requirements for both Timer1 and the Watchdog
Timer are minimized. See Section 28.0
“Electrical Characteristics” for values.
1.1.2
MULTIPLE OSCILLATOR OPTIONS
AND FEATURES
All of the devices in the PIC18F2455/2550/4455/4550
family offer twelve different oscillator options, allowing
users a wide range of choices in developing application
hardware. These include:
• Four Crystal modes using crystals or ceramic
resonators.
• Four External Clock modes, offering the option of
using two pins (oscillator input and a divide-by-4
clock output) or one pin (oscillator input, with the
second pin reassigned as general I/O).
• An internal oscillator block which provides an
8 MHz clock (±2% accuracy) and an INTRC
source (approximately 31 kHz, stable over
temperature and VDD), as well as a range of
6 user-selectable clock frequencies, between
125 kHz to 4 MHz, for a total of 8 clock
frequencies. This option frees an oscillator pin for
use as an additional general purpose I/O.
• A Phase Lock Loop (PLL) frequency multiplier,
available to both the High-Speed Crystal and
External Oscillator modes, which allows a wide
range of clock speeds from 4 MHz to 48 MHz.
• Asynchronous dual clock operation, allowing the
USB module to run from a high-frequency
oscillator while the rest of the microcontroller is
clocked from an internal low-power oscillator.
Besides its availability as a clock source, the internal
oscillator block provides a stable reference source that
gives the family additional features for robust
operation:
• Fail-Safe Clock Monitor: This option constantly
monitors the main clock source against a
reference signal provided by the internal
oscillator. If a clock failure occurs, the controller is
switched to the internal oscillator block, allowing
for continued low-speed operation or a safe
application shutdown.
• Two-Speed Start-up: This option allows the
internal oscillator to serve as the clock source
from Power-on Reset, or wake-up from Sleep
mode, until the primary clock source is available.
UNIVERSAL SERIAL BUS (USB)
Devices in the PIC18F2455/2550/4455/4550 family
incorporate a fully featured Universal Serial Bus
communications module that is compliant with the USB
Specification Revision 2.0. The module supports both
low-speed and full-speed communication for all supported data transfer types. It also incorporates its own
on-chip transceiver and 3.3V regulator and supports
the use of external transceivers and voltage regulators.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 7
PIC18F2455/2550/4455/4550
1.2
Other Special Features
1.3
• Memory Endurance: The Enhanced Flash cells
for both program memory and data EEPROM are
rated to last for many thousands of erase/write
cycles – up to 100,000 for program memory and
1,000,000 for EEPROM. Data retention without
refresh is conservatively estimated to be greater
than 40 years.
• Self-Programmability: These devices can write to
their own program memory spaces under internal
software control. By using a bootloader routine,
located in the protected Boot Block at the top of
program memory, it becomes possible to create an
application that can update itself in the field.
• Extended Instruction Set: The
PIC18F2455/2550/4455/4550 family introduces
an optional extension to the PIC18 instruction set,
which adds 8 new instructions and an Indexed
Literal Offset Addressing mode. This extension,
enabled as a device configuration option, has
been specifically designed to optimize re-entrant
application code originally developed in high-level
languages such as C.
• Enhanced CCP Module: In PWM mode, this
module provides 1, 2 or 4 modulated outputs for
controlling half-bridge and full-bridge drivers.
Other features include auto-shutdown for
disabling PWM outputs on interrupt or other select
conditions and auto-restart to reactivate outputs
once the condition has cleared.
• Enhanced Addressable USART: This serial
communication module is capable of standard
RS-232 operation and provides support for the LIN
bus protocol. Other enhancements include
Automatic Baud Rate Detection and a 16-bit Baud
Rate Generator for improved resolution. When the
microcontroller is using the internal oscillator
block, the EUSART provides stable operation for
applications that talk to the outside world without
using an external crystal (or its accompanying
power requirement).
• 10-Bit A/D Converter: This module incorporates
programmable acquisition time, allowing for a
channel to be selected and a conversion to be
initiated, without waiting for a sampling period and
thus, reducing code overhead.
• Dedicated ICD/ICSP Port: These devices
introduce the use of debugger and programming
pins that are not multiplexed with other microcontroller features. Offered as an option in select
packages, this feature allows users to develop I/O
intensive applications while retaining the ability to
program and debug in the circuit.
DS39632C-page 8
Details on Individual Family
Members
Devices in the PIC18F2455/2550/4455/4550 family are
available in 28-pin and 40/44-pin packages. Block
diagrams for the two groups are shown in Figure 1-1
and Figure 1-2.
The devices are differentiated from each other in six
ways:
1.
2.
3.
4.
5.
Flash program memory (24 Kbytes for
PIC18FX455
devices,
32 Kbytes
for
PIC18FX550).
A/D channels (10 for 28-pin devices, 13 for
40/44-pin devices).
I/O ports (3 bidirectional ports and 1 input only
port on 28-pin devices, 5 bidirectional ports on
40/44-pin devices).
CCP and Enhanced CCP implementation
(28-pin devices have two standard CCP
modules, 40/44-pin devices have one standard
CCP module and one ECCP module).
Streaming Parallel Port (present only on
40/44-pin devices).
All other features for devices in this family are identical.
These are summarized in Table 1-1.
The pinouts for all devices are listed in Table 1-2 and
Table 1-3.
Like all Microchip PIC18 devices, members of the
PIC18F2455/2550/4455/4550 family are available as
both standard and low-voltage devices. Standard
devices with Enhanced Flash memory, designated with
an “F” in the part number (such as PIC18F2550),
accommodate an operating VDD range of 4.2V to 5.5V.
Low-voltage parts, designated by “LF” (such as
PIC18LF2550), function over an extended VDD range
of 2.0V to 5.5V.
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
TABLE 1-1:
DEVICE FEATURES
Features
PIC18F2455
PIC18F2550
PIC18F4455
PIC18F4550
Operating Frequency
DC – 48 MHz
DC – 48 MHz
DC – 48 MHz
DC – 48 MHz
Program Memory (Bytes)
24576
32768
24576
32768
Program Memory (Instructions)
12288
16384
12288
16384
Data Memory (Bytes)
2048
2048
2048
2048
Data EEPROM Memory (Bytes)
256
256
256
256
Interrupt Sources
19
19
20
20
Ports A, B, C, (E)
Ports A, B, C, (E)
4
4
I/O Ports
Timers
Ports A, B, C, D, E Ports A, B, C, D, E
4
4
Capture/Compare/PWM Modules
2
2
1
1
Enhanced Capture/
Compare/PWM Modules
0
0
1
1
MSSP,
Enhanced USART
MSSP,
Enhanced USART
MSSP,
Enhanced USART
MSSP,
Enhanced USART
1
1
1
1
Serial Communications
Universal Serial Bus (USB)
Module
Streaming Parallel Port (SPP)
10-Bit Analog-to-Digital Module
Comparators
No
No
Yes
Yes
10 Input Channels
10 Input Channels
13 Input Channels
13 Input Channels
2
2
2
2
POR, BOR,
RESET Instruction,
Stack Full,
Stack Underflow
(PWRT, OST),
MCLR (optional),
WDT
POR, BOR,
RESET Instruction,
Stack Full,
Stack Underflow
(PWRT, OST),
MCLR (optional),
WDT
POR, BOR,
RESET Instruction,
Stack Full,
Stack Underflow
(PWRT, OST),
MCLR (optional),
WDT
POR, BOR,
RESET Instruction,
Stack Full,
Stack Underflow
(PWRT, OST),
MCLR (optional),
WDT
Programmable Low-Voltage
Detect
Yes
Yes
Yes
Yes
Programmable Brown-out Reset
Yes
Yes
Yes
Yes
75 Instructions;
83 with Extended
Instruction Set
enabled
75 Instructions;
83 with Extended
Instruction Set
enabled
75 Instructions;
83 with Extended
Instruction Set
enabled
75 Instructions;
83 with Extended
Instruction Set
enabled
28-pin PDIP
28-pin SOIC
28-pin PDIP
28-pin SOIC
40-pin PDIP
44-pin QFN
44-pin TQFP
40-pin PDIP
44-pin QFN
44-pin TQFP
Resets (and Delays)
Instruction Set
Packages
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 9
PIC18F2455/2550/4455/4550
FIGURE 1-1:
PIC18F2455/2550 (28-PIN) BLOCK DIAGRAM
Data Bus<8>
Table Pointer<21>
PORTA
8
inc/dec logic
Data Memory
(2 Kbytes)
PCLATU PCLATH
21
RA0/AN0
RA1/AN1
RA2/AN2/VREF-/CVREF
RA3/AN3/VREF+
RA4/T0CKI/C1OUT/RCV
RA5/AN4/SS/HLVDIN/C2OUT
OSC2/CLKO/RA6
Data Latch
8
Address Latch
20
PCU PCH PCL
Program Counter
12
Data Address<12>
31 Level Stack
4
BSR
Address Latch
Program Memory
(24/32 Kbytes)
STKPTR
Data Latch
4
Access
Bank
12
FSR0
FSR1
FSR2
12
PORTB
RB0/AN12/INT0/FLT0/SDI/SDA
RB1/AN10/INT1/SCK/SCL
RB2/AN8/INT2/VMO
RB3/AN9/CCP2(3)/VPO
RB4/AN11/KBI0
RB5/KBI1/PGM
RB6/KBI2/PGC
RB7/KBI3/PGD
inc/dec
logic
8
Table Latch
Address
Decode
ROM Latch
Instruction Bus <16>
IR
8
Instruction
Decode &
Control
State Machine
Control Signals
PRODH PRODL
3
OSC1
(2)
Internal
Oscillator
Block
OSC2(2)
T1OSI
INTRC
Oscillator
T1OSO
8 MHz
Oscillator
Single-Supply
Programming
In-Circuit
Debugger
MCLR(1)
VDD, VSS
Power-up
Timer
Oscillator
Start-up Timer
Power-on
Reset
RC0/T1OSO/T13CKI
RC1/T1OSI/CCP2(3)/UOE
RC2/CCP1
RC4/D-/VM
RC5/D+/VP
RC6/TX/CK
RC7/RX/DT/SDO
8
BITOP
8
W
8
8
8
8
ALU<8>
Watchdog
Timer
8
Brown-out
Reset
Fail-Safe
Clock Monitor
PORTE
Band Gap
Reference
USB Voltage
Regulator
VUSB
PORTC
8 x 8 Multiply
MCLR/VPP/RE3(1)
BOR
HLVD
Data
EEPROM
Timer0
Timer1
Timer2
Timer3
Comparator
CCP1
CCP2
MSSP
EUSART
ADC
10-Bit
Note 1:
2:
3:
USB
RE3 is multiplexed with MCLR and is only available when the MCLR Resets are disabled.
OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer
to Section 2.0 “Oscillator Configurations” for additional information.
RB3 is the alternate pin for CCP2 multiplexing.
DS39632C-page 10
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
FIGURE 1-2:
PIC18F4455/4550 (40/44-PIN) BLOCK DIAGRAM
Data Bus<8>
PORTA
Table Pointer<21>
Data Memory
(2 Kbytes)
PCLATU PCLATH
21
RA0/AN0
RA1/AN1
RA2/AN2/VREF-/CVREF
RA3/AN3/VREF+
RA4/T0CKI/C1OUT/RCV
RA5/AN4/SS/HLVDIN/C2OUT
OSC2/CLKO/RA6
Data Latch
8
8
inc/dec logic
Address Latch
20
PCU PCH PCL
Program Counter
12
Data Address<12>
PORTB
31 Level Stack
4
BSR
Address Latch
Program Memory
(24/32 Kbytes)
STKPTR
Data Latch
12
FSR0
FSR1
FSR2
RB0/AN12/INT0/FLT0/SDI/SDA
RB1/AN10/INT1/SCK/SCL
RB2/AN8/INT2/VMO
RB3/AN9/CCP2(4)/VPO
RB4/AN11/KBI0/CSSPP
RB5/KBI1/PGM
RB6/KBI2/PGC
RB7/KBI3/PGD
4
Access
Bank
12
inc/dec
logic
8
Table Latch
PORTC
Address
Decode
ROM Latch
Instruction Bus <16>
RC0/T1OSO/T13CKI
RC1/T1OSI/CCP2(4)/UOE
RC2/CCP1/P1A
RC4/D-/VM
RC5/D+/VP
RC6/TX/CK
RC7/RX/DT/SDO
IR
8
Instruction
Decode &
Control
State Machine
Control Signals
PRODH PRODL
PORTD
3
VDD, VSS
Internal
Oscillator
Block
OSC1(2)
OSC2(2)
Power-up
Timer
T1OSO
ICPGC(3)
Single-Supply
Programming
ICPGD(3)
ICPORTS(3)
In-Circuit
Debugger
MCLR(1)
RD0/SPP0:RD4/SPP4
RD5/SPP5/P1B
RD6/SPP6/P1C
RD7/SPP7/P1D
8
8
8
ALU<8>
Watchdog
Timer
8
Brown-out
Reset
Fail-Safe
Clock Monitor
ICRST(3)
W
8
Power-on
Reset
8 MHz
Oscillator
8
BITOP
8
Oscillator
Start-up Timer
INTRC
Oscillator
T1OSI
8 x 8 Multiply
PORTE
RE0/AN5/CK1SPP
RE1/AN6/CK2SPP
RE2/AN7/OESPP
MCLR/VPP/RE3(1)
Band Gap
Reference
USB Voltage
Regulator
VUSB
BOR
HLVD
Data
EEPROM
Timer0
Timer1
Timer2
Timer3
Comparator
ECCP1
CCP2
MSSP
EUSART
ADC
10-Bit
Note 1:
2:
3:
4:
USB
RE3 is multiplexed with MCLR and is only available when the MCLR Resets are disabled.
OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer
to Section 2.0 “Oscillator Configurations” for additional information.
These pins are only available on 44-pin TQFP packages under certain conditions. Refer to Section 25.9 “Special ICPORT Features
(Designated Packages Only)” for additional information.
RB3 is the alternate pin for CCP2 multiplexing.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 11
PIC18F2455/2550/4455/4550
TABLE 1-2:
PIC18F2455/2550 PINOUT I/O DESCRIPTIONS
Pin
Number
Pin
Type
Buffer
Type
I
ST
P
I
ST
I
I
Analog
Analog
O
—
CLKO
O
—
RA6
I/O
TTL
Pin Name
PDIP,
SOIC
MCLR/VPP/RE3
MCLR
1
VPP
RE3
OSC1/CLKI
OSC1
CLKI
9
OSC2/CLKO/RA6
OSC2
10
Description
Master Clear (input) or programming voltage (input).
Master Clear (Reset) input. This pin is an active-low
Reset to the device.
Programming voltage input.
Digital input.
Oscillator crystal or external clock input.
Oscillator crystal input or external clock source input.
External clock source input. Always associated with pin
function OSC1. (See OSC2/CLKO pin.)
Oscillator crystal or clock output.
Oscillator crystal output. Connects to crystal or resonator in
Crystal Oscillator mode.
In select modes, OSC2 pin outputs CLKO which has 1/4 the
frequency of OSC1 and denotes the instruction cycle rate.
General purpose I/O pin.
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
I
= Input
O = Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
DS39632C-page 12
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
TABLE 1-2:
PIC18F2455/2550 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin
Number
Pin Name
PDIP,
SOIC
Pin
Type
Buffer
Type
Description
PORTA is a bidirectional I/O port.
RA0/AN0
RA0
AN0
2
RA1/AN1
RA1
AN1
3
RA2/AN2/VREF-/CVREF
RA2
AN2
VREFCVREF
4
RA3/AN3/VREF+
RA3
AN3
VREF+
5
RA4/T0CKI/C1OUT/RCV
RA4
T0CKI
C1OUT
RCV
6
RA5/AN4/SS/
HLVDIN/C2OUT
RA5
AN4
SS
HLVDIN
C2OUT
7
RA6
—
I/O
I
TTL
Analog
Digital I/O.
Analog input 0.
I/O
I
TTL
Analog
Digital I/O.
Analog input 1.
I/O
I
I
O
TTL
Analog
Analog
Analog
Digital I/O.
Analog input 2.
A/D reference voltage (low) input.
Analog comparator reference output.
I/O
I
I
TTL
Analog
Analog
Digital I/O.
Analog input 3.
A/D reference voltage (high) input.
I/O
I
O
I
ST
ST
—
TTL
I/O
I
I
I
O
TTL
Analog
TTL
Analog
—
Digital I/O.
Analog input 4.
SPI slave select input.
High/Low-Voltage Detect input.
Comparator 2 output.
—
—
See the OSC2/CLKO/RA6 pin.
Digital I/O.
Timer0 external clock input.
Comparator 1 output.
External USB transceiver RCV input.
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
I
= Input
O = Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 13
PIC18F2455/2550/4455/4550
TABLE 1-2:
PIC18F2455/2550 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin
Number
Pin Name
PDIP,
SOIC
Pin
Type
Buffer
Type
Description
PORTB is a bidirectional I/O port. PORTB can be software
programmed for internal weak pull-ups on all inputs.
RB0/AN12/INT0/FLT0/
SDI/SDA
RB0
AN12
INT0
FLT0
SDI
SDA
21
RB1/AN10/INT1/SCK/
SCL
RB1
AN10
INT1
SCK
SCL
22
RB2/AN8/INT2/VMO
RB2
AN8
INT2
VMO
23
RB3/AN9/CCP2/VPO
RB3
AN9
CCP2(1)
VPO
24
RB4/AN11/KBI0
RB4
AN11
KBI0
25
RB5/KBI1/PGM
RB5
KBI1
PGM
26
RB6/KBI2/PGC
RB6
KBI2
PGC
27
RB7/KBI3/PGD
RB7
KBI3
PGD
28
I/O
I
I
I
I
I/O
TTL
Analog
ST
ST
ST
ST
Digital I/O.
Analog input 12.
External interrupt 0.
PWM Fault input (CCP1 module).
SPI data in.
I2C™ data I/O.
I/O
I
I
I/O
I/O
TTL
Analog
ST
ST
ST
Digital I/O.
Analog input 10.
External interrupt 1.
Synchronous serial clock input/output for SPI mode.
Synchronous serial clock input/output for I2C mode.
I/O
I
I
O
TTL
Analog
ST
—
Digital I/O.
Analog input 8.
External interrupt 2.
External USB transceiver VMO output.
I/O
I
I/O
O
TTL
Analog
ST
—
Digital I/O.
Analog input 9.
Capture 2 input/Compare 2 output/PWM 2 output.
External USB transceiver VPO output.
I/O
I
I
TTL
Analog
TTL
Digital I/O.
Analog input 11.
Interrupt-on-change pin.
I/O
I
I/O
TTL
TTL
ST
Digital I/O.
Interrupt-on-change pin.
Low-Voltage ICSP™ Programming enable pin.
I/O
I
I/O
TTL
TTL
ST
Digital I/O.
Interrupt-on-change pin.
In-Circuit Debugger and ICSP programming clock pin.
I/O
I
I/O
TTL
TTL
ST
Digital I/O.
Interrupt-on-change pin.
In-Circuit Debugger and ICSP programming data pin.
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
I
= Input
O = Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
DS39632C-page 14
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
TABLE 1-2:
PIC18F2455/2550 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin
Number
Pin Name
PDIP,
SOIC
Pin
Type
Buffer
Type
Description
PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI
RC0
T1OSO
T13CKI
11
RC1/T1OSI/CCP2/UOE
RC1
T1OSI
CCP2(2)
UOE
12
RC2/CCP1
RC2
CCP1
13
RC4/D-/VM
RC4
DVM
15
RC5/D+/VP
RC5
D+
VP
16
RC6/TX/CK
RC6
TX
CK
17
RC7/RX/DT/SDO
RC7
RX
DT
SDO
18
I/O
O
I
ST
—
ST
Digital I/O.
Timer1 oscillator output.
Timer1/Timer3 external clock input.
I/O
I
I/O
—
ST
CMOS
ST
—
Digital I/O.
Timer1 oscillator input.
Capture 2 input/Compare 2 output/PWM 2 output.
External USB transceiver OE output.
I/O
I/O
ST
ST
Digital I/O.
Capture 1 input/Compare 1 output/PWM 1 output.
I
I/O
I
TTL
—
TTL
Digital input.
USB differential minus line (input/output).
External USB transceiver VM input.
I
I/O
O
TTL
—
TTL
Digital input.
USB differential plus line (input/output).
External USB transceiver VP input.
I/O
O
I/O
ST
—
ST
Digital I/O.
EUSART asynchronous transmit.
EUSART synchronous clock (see RX/DT).
I/O
I
I/O
O
ST
ST
ST
—
Digital I/O.
EUSART asynchronous receive.
EUSART synchronous data (see TX/CK).
SPI data out.
RE3
—
—
—
See MCLR/VPP/RE3 pin.
VUSB
14
O
—
Internal USB 3.3V voltage regulator.
VSS
8, 19
P
—
Ground reference for logic and I/O pins.
VDD
20
P
—
Positive supply for logic and I/O pins.
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
I
= Input
O = Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 15
PIC18F2455/2550/4455/4550
TABLE 1-3:
PIC18F4455/4550 PINOUT I/O DESCRIPTIONS
Pin Number
Pin Name
PDIP
MCLR/VPP/RE3
MCLR
1
Pin Buffer
Type
Type
QFN TQFP
18
18
I
ST
P
I
ST
I
I
Analog
Analog
O
—
CLKO
O
—
RA6
I/O
TTL
VPP
RE3
OSC1/CLKI
OSC1
CLKI
13
OSC2/CLKO/RA6
OSC2
14
32
33
30
31
Description
Master Clear (input) or programming voltage (input).
Master Clear (Reset) input. This pin is an active-low
Reset to the device.
Programming voltage input.
Digital input.
Oscillator crystal or external clock input.
Oscillator crystal input or external clock source input.
External clock source input. Always associated with
pin function OSC1. (See OSC2/CLKO pin.)
Oscillator crystal or clock output.
Oscillator crystal output. Connects to crystal or
resonator in Crystal Oscillator mode.
In RC mode, OSC2 pin outputs CLKO which has 1/4
the frequency of OSC1 and denotes the instruction
cycle rate.
General purpose I/O pin.
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels I
= Input
O
= Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No
Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.
DS39632C-page 16
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
TABLE 1-3:
PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Number
Pin Name
PDIP
Pin Buffer
QFN TQFP Type Type
Description
PORTA is a bidirectional I/O port.
RA0/AN0
RA0
AN0
2
RA1/AN1
RA1
AN1
3
RA2/AN2/VREF-/
CVREF
RA2
AN2
VREFCVREF
4
RA3/AN3/VREF+
RA3
AN3
VREF+
5
RA4/T0CKI/C1OUT/
RCV
RA4
T0CKI
C1OUT
RCV
6
RA5/AN4/SS/
HLVDIN/C2OUT
RA5
AN4
SS
HLVDIN
C2OUT
7
RA6
—
19
20
21
22
23
24
—
19
I/O
I
TTL
Analog
Digital I/O.
Analog input 0.
I/O
I
TTL
Analog
Digital I/O.
Analog input 1.
I/O
I
I
O
TTL
Analog
Analog
Analog
Digital I/O.
Analog input 2.
A/D reference voltage (low) input.
Analog comparator reference output.
I/O
I
I
TTL
Analog
Analog
Digital I/O.
Analog input 3.
A/D reference voltage (high) input.
I/O
I
O
I
ST
ST
—
TTL
I/O
I
I
I
O
TTL
Analog
TTL
Analog
—
Digital I/O.
Analog input 4.
SPI slave select input.
High/Low-Voltage Detect input.
Comparator 2 output.
—
—
See the OSC2/CLKO/RA6 pin.
20
21
22
23
Digital I/O.
Timer0 external clock input.
Comparator 1 output.
External USB transceiver RCV input.
24
—
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels I
= Input
O
= Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No
Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 17
PIC18F2455/2550/4455/4550
TABLE 1-3:
PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Number
Pin Name
PDIP
Pin Buffer
Type
Type
QFN TQFP
Description
PORTB is a bidirectional I/O port. PORTB can be software
programmed for internal weak pull-ups on all inputs.
RB0/AN12/INT0/
FLT0/SDI/SDA
RB0
AN12
INT0
FLT0
SDI
SDA
33
RB1/AN10/INT1/SCK/
SCL
RB1
AN10
INT1
SCK
SCL
34
RB2/AN8/INT2/VMO
RB2
AN8
INT2
VMO
35
RB3/AN9/CCP2/VPO
RB3
AN9
CCP2(1)
VPO
36
RB4/AN11/KBI0/CSSPP
RB4
AN11
KBI0
CSSPP
37
RB5/KBI1/PGM
RB5
KBI1
PGM
38
RB6/KBI2/PGC
RB6
KBI2
PGC
39
RB7/KBI3/PGD
RB7
KBI3
PGD
40
9
10
11
12
14
15
16
17
8
I/O
I
I
I
I
I/O
TTL
Analog
ST
ST
ST
ST
Digital I/O.
Analog input 12.
External interrupt 0.
Enhanced PWM Fault input (ECCP1 module).
SPI data in.
I2C™ data I/O.
I/O
I
I
I/O
I/O
TTL
Analog
ST
ST
ST
Digital I/O.
Analog input 10.
External interrupt 1.
Synchronous serial clock input/output for SPI mode.
Synchronous serial clock input/output for I2C mode.
I/O
I
I
O
TTL
Analog
ST
—
Digital I/O.
Analog input 8.
External interrupt 2.
External USB transceiver VMO output.
I/O
I
I/O
O
TTL
Analog
ST
—
Digital I/O.
Analog input 9.
Capture 2 input/Compare 2 output/PWM 2 output.
External USB transceiver VPO output.
I/O
I
I
O
TTL
Analog
TTL
—
Digital I/O.
Analog input 11.
Interrupt-on-change pin.
SPP chip select control output.
I/O
I
I/O
TTL
TTL
ST
Digital I/O.
Interrupt-on-change pin.
Low-Voltage ICSP™ Programming enable pin.
I/O
I
I/O
TTL
TTL
ST
Digital I/O.
Interrupt-on-change pin.
In-Circuit Debugger and ICSP programming clock pin.
I/O
I
I/O
TTL
TTL
ST
Digital I/O.
Interrupt-on-change pin.
In-Circuit Debugger and ICSP programming data pin.
9
10
11
14
15
16
17
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels I
= Input
O
= Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No
Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.
DS39632C-page 18
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
TABLE 1-3:
PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Number
Pin Name
PDIP
Pin Buffer
Type
Type
QFN TQFP
Description
PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI
RC0
T1OSO
T13CKI
15
RC1/T1OSI/CCP2/
UOE
RC1
T1OSI
CCP2(2)
UOE
16
RC2/CCP1/P1A
RC2
CCP1
P1A
17
RC4/D-/VM
RC4
DVM
23
RC5/D+/VP
RC5
D+
VP
24
RC6/TX/CK
RC6
TX
CK
25
RC7/RX/DT/SDO
RC7
RX
DT
SDO
26
34
35
36
42
43
44
1
32
I/O
O
I
ST
—
ST
I/O
I
I/O
O
ST
CMOS
ST
—
Digital I/O.
Timer1 oscillator input.
Capture 2 input/Compare 2 output/PWM 2 output.
External USB transceiver OE output.
I/O
I/O
O
ST
ST
TTL
Digital I/O.
Capture 1 input/Compare 1 output/PWM 1 output.
Enhanced CCP1 PWM output, channel A.
I
I/O
I
TTL
—
TTL
Digital input.
USB differential minus line (input/output).
External USB transceiver VM input.
I
I/O
I
TTL
—
TTL
Digital input.
USB differential plus line (input/output).
External USB transceiver VP input.
I/O
O
I/O
ST
—
ST
Digital I/O.
EUSART asynchronous transmit.
EUSART synchronous clock (see RX/DT).
I/O
I
I/O
O
ST
ST
ST
—
Digital I/O.
EUSART asynchronous receive.
EUSART synchronous data (see TX/CK).
SPI data out.
Digital I/O.
Timer1 oscillator output.
Timer1/Timer3 external clock input.
35
36
42
43
44
1
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels I
= Input
O
= Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No
Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 19
PIC18F2455/2550/4455/4550
TABLE 1-3:
PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Number
Pin Name
PDIP
Pin Buffer
Type
Type
QFN TQFP
Description
PORTD is a bidirectional I/O port or a Streaming
Parallel Port (SPP). These pins have TTL input buffers
when the SPP module is enabled.
RD0/SPP0
RD0
SPP0
19
RD1/SPP1
RD1
SPP1
20
RD2/SPP2
RD2
SPP2
21
RD3/SPP3
RD3
SPP3
22
RD4/SPP4
RD4
SPP4
27
RD5/SPP5/P1B
RD5
SPP5
P1B
28
RD6/SPP6/P1C
RD6
SPP6
P1C
29
RD7/SPP7/P1D
RD7
SPP7
P1D
30
38
39
40
41
2
3
4
5
38
I/O
I/O
ST
TTL
Digital I/O.
Streaming Parallel Port data.
I/O
I/O
ST
TTL
Digital I/O.
Streaming Parallel Port data.
I/O
I/O
ST
TTL
Digital I/O.
Streaming Parallel Port data.
I/O
I/O
ST
TTL
Digital I/O.
Streaming Parallel Port data.
I/O
I/O
ST
TTL
Digital I/O.
Streaming Parallel Port data.
I/O
I/O
O
ST
TTL
—
Digital I/O.
Streaming Parallel Port data.
Enhanced CCP1 PWM output, channel B.
I/O
I/O
O
ST
TTL
—
Digital I/O.
Streaming Parallel Port data.
Enhanced CCP1 PWM output, channel C.
I/O
I/O
O
ST
TTL
—
Digital I/O.
Streaming Parallel Port data.
Enhanced CCP1 PWM output, channel D.
39
40
41
2
3
4
5
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels I
= Input
O
= Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No
Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.
DS39632C-page 20
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
TABLE 1-3:
PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)
Pin Number
Pin Name
PDIP
Pin Buffer
Type
Type
QFN TQFP
Description
PORTE is a bidirectional I/O port.
RE0/AN5/CK1SPP
RE0
AN5
CK1SPP
8
RE1/AN6/CK2SPP
RE1
AN6
CK2SPP
9
RE2/AN7/OESPP
RE2
AN7
OESPP
10
25
26
27
25
I/O
I
O
ST
Analog
—
Digital I/O.
Analog input 5.
SPP clock 1 output.
I/O
I
O
ST
Analog
—
Digital I/O.
Analog input 6.
SPP clock 2 output.
I/O
I
O
ST
Analog
—
Digital I/O.
Analog input 7.
SPP output enable output.
26
27
—
—
—
See MCLR/VPP/RE3 pin.
VSS
12, 31 6, 30,
31
6, 29
P
—
Ground reference for logic and I/O pins.
VDD
11, 32 7, 8, 7, 28
28, 29
P
—
Positive supply for logic and I/O pins.
O
—
Internal USB 3.3V voltage regulator output.
I/O
I/O
ST
ST
No Connect or dedicated ICD/ICSP™ port clock.
In-Circuit Debugger clock.
ICSP programming clock.
I/O
I/O
ST
ST
No Connect or dedicated ICD/ICSP port clock.
In-Circuit Debugger data.
ICSP programming data.
I
P
—
—
No Connect or dedicated ICD/ICSP port Reset.
Master Clear (Reset) input.
Programming voltage input.
RE3
—
—
VUSB
18
37
37
NC/ICCK/ICPGC(3)
ICCK
ICPGC
—
—
12
NC/ICDT/ICPGD(3)
ICDT
ICPGD
—
NC/ICRST/ICVPP(3)
ICRST
ICVPP
—
NC/ICPORTS(3)
ICPORTS
—
—
34
P
—
No Connect or 28-pin device emulation.
Enable 28-pin device emulation when connected
to VSS.
NC
—
13
—
—
—
No Connect.
—
—
13
33
Legend: TTL = TTL compatible input
CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels I
= Input
O
= Output
P
= Power
Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.
2: Default assignment for CCP2 when CCP2MX Configuration bit is set.
3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No
Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.
© 2006 Microchip Technology Inc.
Preliminary
DS39632C-page 21
PIC18F2455/2550/4455/4550
NOTES:
DS39632C-page 22
Preliminary
© 2006 Microchip Technology Inc.
PIC18F2455/2550/4455/4550
2.0
OSCILLATOR
CONFIGURATIONS
2.1
Overview
1.
2.
3.
4.
Devices in the PIC18F2455/2550/4455/4550 family
incorporate a different oscillator and microcontroller
clock system than previous PIC18F devices. The addition of the USB module, with its unique requirements
for a stable clock source, make it necessary to provide
a separate clock source that is compliant with both
USB low-speed and full-speed specifications.
To accommodate these requirements, PIC18F2455/
2550/4455/4550 devices include a new clock branch to
provide a 48 MHz clock for full-speed USB operation.
Since it is driven from the primary clock source, an
additional system of prescalers and postscalers has
been added to accommodate a wide range of oscillator
frequencies. An overview of the oscillator structure is
shown in Figure 2-1.
Other oscillator features used in PIC18 enhanced
microcontrollers, such as the internal oscillator block
and clock switching, remain the same. They are
discussed later in this chapter.
2.1.1
OSCILLATOR CONTROL
The operation of the oscillator in PIC18F2455/2550/
4455/4550 devices is controlled through two Configuration registers and two control registers. Configuration
registers, CONFIG1L and CONFIG1H, select the
oscillator mode and USB prescaler/postscaler options.
As Configuration bits, these are set when the device is
programmed and left in that configuration until the
device is reprogrammed.
The OSCCON register (Register 2-2) selects the Active
Clock mode; it is primarily used in controlling clock
switching in power-managed modes. Its use is
discussed in Section 2.4.1 “Oscillator Control
Register”.
The OSCTUNE register (Register 2-1) is used to trim
the INTRC frequency source, as well as select the
low-frequency clock source that drives several special
features. Its use is described in Section 2.2.5.2
“OSCTUNE Register”.
2.2
Oscillator Types
PIC18F2455/2550/4455/4550 devices can be operated
in twelve distinct oscillator modes. In contrast with previous PIC18 enhanced microcontrollers, four of these
modes involve the use of two oscillator types at once.
Users can program the FOSC3:FOSC0 Configuration
bits to select one of these modes:
© 2006 Microchip Technology Inc.
XT
XTPLL
HS
HSPLL
Crystal/Resonator
Crystal/Resonator with PLL enabled
High-Speed Crystal/Resonator
High-Speed Crystal/Resonator
with PLL enabled
5. EC
External Clock with FOSC/4 output
6. ECIO
External Clock with I/O on RA6
7. ECPLL External Clock with PLL enabled
and FOSC/4 output on RA6
8. ECPIO External Clock with PLL enabled,
I/O on RA6
9. INTHS Internal Oscillator used as
microcontroller clock source, HS
Oscillator used as USB clock source
10. INTXT Internal Oscillator used as
microcontroller clock source, XT
Oscillator used as USB clock source
11. INTIO Internal Oscillator used as
microcontroller clock source, EC
Oscillator used as USB clock source,
digital I/O on RA6
12. INTCKO Internal Oscillator used as
microcontroller clock source, EC
Oscillator used as USB clock source,
FOSC/4 output on RA6
2.2.1
OSCILLATOR MODES AND
USB OPERATION
Because of the unique requirements of the USB module,
a different approach to clock operation is necessary. In
previous PICmicro® devices, all core and peripheral
clocks were driven by a single oscillator source; the
usual sources were primary, secondary or the internal
oscillator. With PIC18F2455/2550/4455/4550 devices,
the primary oscillator becomes part of the USB module
and cannot be associated to any other clock source.
Thus, the USB module must be clocked from the primary
clock source; however, the microcontroller core and
other peripherals can be separately clocked from the
secondary or internal oscillators as before.
Because of the timing requirements imposed by USB,
an internal clock of either 6 MHz or 48 MHz is required
while the USB module is enabled. Fortunately, the
microcontroller and other peripherals are not required
to run at this clock speed when using the primary
oscillator. There are numerous options to achieve the
USB module clock requirement and still provide flexibility for clocking the rest of the device from the primary
oscillator source. These are detailed in Section 2.3
“Oscillator Settings for USB”.
Preliminary
DS39632C-page 23
