Schematic gigabyte GA-AX370-GAMING 5 1.01

Bạn đang xem bản rút gọn của tài liệu. Xem và tải ngay bản đầy đủ của tài liệu tại đây (1.81 MB, 48 trang )

5

4

GA-AX370-GAMING 5
PAGE
D

TITLE

3

PAGE

Revision : 1.01

2

1

TITLE

26

VCORE MOS

27

VCORE_SOC MOS

01

COVER SHEET

28

ATX ,F_PANEL

02

BOM & PCB MODIFY HISTORY

29

PM PWR,VDDA25, VCC11DUAL

03

BLOCK DIAGRAM

30

DDR POWER , 5VDUAL

04

CPU DDR4 MEMORY

31

LAN - INTEL I211AT

05

CPU CONTROL

32

LAN - KILLER 2500 LAN

06

CPU GFX, GPP, SB, GND

33

PT_USB30_Redriver

07

CPU ACPI/GPIO/USB/AUDIO

34

KB_USB_DEC PWR

08

CPU POWER & GND

35

SWITCH - M.2 / U2

09

CPU CLK/SPI/USB

36

PCIE SWITCH - PCIEX4 / PCIEX1

10

DDR4 CHANNEL A

37

CPU SMD CAP TOP

11

DDR4 CHANNEL B

38

CPU SMD CAP BOT

12

PM CLK/GPIO/FAN

39

USB 3.1 TYPEC C - TI HD3SS3220

13

PM USB

40

FAN CONTROL

14

PM UMI/GPP/SATA

41

IT8792 EC1

15

PM POWER & GND

42

USB3.1 ASM1143

16

PCI EXPRESS x16

43

PCI_E X8, SWITCH

17

HDMI, R_USB30

44

IDTCKG, HWM, TPM, THB_C

18

SIO - IT8686

45

M.2 /U.2 SWITCH

19

F_USB30 , R_USB30 , F_USB20

46

CPU / AUDIO / PCIE/REAR LED

20

CPU PWR - A_AVDD1V8 / A_VDDPS5

47

PCB / PCH / DDR / LED_C LED

21

ALC1220 CODEC- REAR

48

IT8792 EC2

22

ALC1220 CODEC- FRONT

23

ALC1220 AUDIO JACK

24

POWER SEQUENCE

25

PWM IR35201

D

C

B

A

C

B

A

2015.12.30--B.L

Title

COVER SHEET
Size
Document Number
Custom
Date:
5

4

3

2

Rev

AX370-GAMING 5

Monday, January 16, 2017

Sheet
1

1.01
1

of

48

5

4

3

Model Name:GA-AX370-GAMING 5

Date

2016.08.08

Version: 1.01

PCB: 0.1

Date Change Item

Reason

P-Code: U98126-0

Change Item
01 New BOM Release.

1

Circuit or PCB layout change for next version

Component value change history
D

2

D

Reason
1. OR169 NA

Rev 1.01 Gerber-out

2017.01.13

2. FIX PWM PHASE 6.
1. FIX PT X4: CONFI 4/211/1111.
3. OR13, OR35 POP, OR33 NC.
4. AGPIO_4 add pull down.
5. FIX SATA_EXPRESS ISSUE.

1. MASK XMP & TURBO
2. ECR100 PULL TO VCC3
3. PUMP1/2 change name SYS_FAN5_PUMP,SYS_FAN6_PUMP,
4. SIO & EC 48M ADD OR1 & ECR30 1K PULL DOWN

1. USB SSC STRAP
2. DAC POWER P_EN-->P_GATE
3. PCIE Group 0/1 strap & sch
4. SataExpress strap & sch
5. EFUSE_PWR SCH ADD 先先pull down sch
6.PAUC6/PAUC8 0402-->0603 10u
7. STARDUST MEASURE
DAR30&DAR27-->11K DAR61-->13K
8. PT USB30 Add Redriver
9. update codec 1220 VER:053
10. IT8686 ADD FOR FIX PSU VCC3 請分 SCH
11. IT8792 BOM
12. WATCHDOG PIN CHANGE TO PIN47 & PIN90
13. DEBUG LED GPIO CHANGE TO SIO GP65 & GP95(CPU & DRAM LED)
14.PX2 FOOTPRINT CHANGE
15.ADD AR100 FOR O_-RTCRST

16.PR60/PR61 PULL UP , PR59/PR63 NA GPP GROUP0
17.PR22/PR65 PULL UP , PR64 NA GPP GROUP1
18. DDR SLOT "DDR4/288/BK/VA/D/G15/TWO
LATCH/SHELL"雙雙雙用料
19.MOS_T 12SP2-S09425-71R_12SP2-S09425-72R_12SP2-S09425-73R
20. MOD_R 12SP2-S08025-71R_12SP2-S08025-72R_12SP2-S08025-73R
21. USB31_LAN "11NR6-706009-51R"

C

2016.11.29

01 New BOM Release.

PCB: 0.1

B

2017.01.16

101 New BOM Release.

PCB: 101

C

0. rename AX370-Gaming 5
1. OR37 PULL 3VDUAL_IO(內分SIO POWER須連3VDUAL_IO for ERP)
2. BEEP- 原GP27 須連 GP15 (IT8686 Pin32) , OR26 Pull hi 刪刪
3. MB_ID2 原GP26 須連 GP65 (IT8686 Pin82),

4. TPM PIN1 須須,不連SIO,須連改CPU
5. LPC from EC8792 (注注FW)
6. MR19 N/A , MR0 以後 , OR38 / OR39 以後 (Debug LED)
7. OC Botton GPIO CHANGE
8. DUAL BIOS from EC8792(須注注FW)
9. CC change to TI3220
10. PCH_TEMP/X16_TEMP/X16_TEMP2 change to 10K/4/1/S
11. FPQ351/FPQ80/FPQ81 先不以後
12. MOS_T/R & PCH HS 料料須須
13. MA_DR12 2K-->1.91K

B

1. MASK XMP & TURBO
2. ECR100 PULL TO VCC3
3. CPU_FAN color CHANGE TO GRAY
4. DAU1 Update PN:10TA1-635201-08R
5. FPQ351 以後 For Watchdog
6. ECR21 NA (先防AGPIO85誤誤誤)
7. PR7 change to 10p , PC15/PC16 NA
8. OR51 CHANGE TO 0ohm NA
9. PT Crystal 1M-->10p / 匹匹cap NA

A

A

Title

BOM & PCB HISTORY

Size
Document Number
Custom
Date:
5

4

3

2

Rev

AX370-GAMING 5

Monday, January 16, 2017

Sheet
1

1.01
2

of

48

5

4

3

2

1

UNGANGED MODE 64BIT

HDMI2.0

RE-TIMER
SN65DP159RSBT

17

DP0

DDR4 2133/2400/2666

AMD AM4
1 X16 or X8 PCIE+ VIDEO I/F

DDR4 2133/2400/2666

AZALIA

34

10

UNBUFFERED
DDR4 DIMM2

10

UNBUFFERED
DDR4 DIMM3

9

UNBUFFERED
DDR4 DIMM1

9

SATA III

D

DDR4 FIRST LOGICAL DIMM

LPC I/F
DP2

DP1

HW MONITOR

GPP0~3

ACPI
PCIE0~7

35

USB31 Gen1

PCIE SWITCH
31

SEL = 0 x8 : x8

SPI BIOS

9

48MHz

F_USB30

R_USB30

Port 0 / Port 1

Port 2 / Port 3

19

29
28

D

DDR4 SECOND LOGICAL DIMM

CLK From AM4
GFX_CLK : PCIEX16
GPP_CLK(0~3)
0: PCIEX8
1: M.2
2: Promontory
3: n/a

PCIE GEN3 M.2x4

USB3.1 GEN1 x4

SEL = 1 x16

PCIE SLOT X8
31

VDDIO_MEM : RT8120
DDRVTT : NCT3103S
DDRVPP : RT8068A

INT RTC

34

PCIE SLOT X16
16

VCORE /VCORE_SOC
IR35201+ IR3555 4+ 2PHASE
26,27

UNGANGED MODE 64BIT

1 X4 PCIE I/F WITH

DP1

DP0

UNBUFFERED
DDR4 DIMM4

9

9

19

PCIE8~15

LPC

ITE LPC SIO IT8628
18

SPI I/F

TPM Header

C

4,5,6,7,8,9

HD AUDIO I/F

DB_PORT

18

CLK Buffer (Promontory )
GPP_CLK0~7
0 : LAN
1/2 : PCIEx1_1,PCIEx1_2 SLOT
4: PCIEX4 SLOT
12
3,5,6,7 : n/a

18

ALC1150
HD AUDIO CODEC

21,22

C

4X PCIE
GEN3

USB-1

USB-0

19

I/O HUB
Promontory

USB31 GEN1 (0~5)

SATA_EXPRESS/SATA GEN3

PCIE GEN2 x8

19

USB2.0 x6

SATA GEN3

SATA#0

SATA#1

SATA#2

SATA#3

14

14

14

14

SATA#7

SATA#6

SATA#5

SATA#4

14

14

14

14

USB3.1 GEN2 x2

USB-4/5
Type-C connector

TI HD3SS3212&TUSB321_A

USB3.0 GEN1 x6

32

GPP0

GIGABIT LAN
RTL8111EPV 30

SATA Express x 2
or SATA GEN3 x4

B

B

USB31-1
30

USB31-0

SATA GEN3 x4

USB31 GEN2 (0~1)

GPP1/GPP2

PCIE SLOT x1
PCIEX1_1
33
PCIEX1_2

GPP4~GPP7

PCIE SLOT x4
PCIEX4
33

30
SPI BIOS
12

SPI I/F

12,13,14,15

A

A

Title

BLOCK DIAGRAM

Size
Document Number
Custom
Date:
5

4

3

2

Rev

AX370-GAMING 5

Monday, January 16, 2017

Sheet
1

1.01
3

of

48

5

4

3

2

MDA[0..63] <10>

AM4A

1

MDB[0..63] <11>

AM4I

MEMORY A

MAAA0
MAAA1
MAAA2
MAAA3
MAAA4
MAAA5
MAAA6
MAAA7
MAAA8
MAAA9
MAAA10

MAAA11
MAAA12
MAAA13

<10> MAAA[0..13]

D

AA32
T32
T35
T31
R30
R33
R32
P34
P30
P31
AA36
P33
N35
AE32

MEMORY B

MA_ADD[0]

MA_DATA[0]

MA_ADD[1]

MA_DATA[1]

MA_ADD[2]

MA_DATA[2]

MA_ADD[3]

MA_DATA[3]

MA_ADD[4]

MA_DATA[4]

MA_ADD[5]

MA_DATA[5]

MA_ADD[6]

MA_DATA[6]

MA_ADD[7]

MA_DATA[7]

<10> MA_BA0
<10> MA_BA1

MA_ACTMA_BG0
MA_BG1

M35
N31
N32

MA_ADD[9]

MA_DATA[8]

MA_ADD[10]

MA_DATA[9]

MA_ADD[11]

MA_DATA[10]

MA_ADD[12]

MA_DATA[11]

MA_ADD[13]

MA_DATA[12]

MA_ACT_L

MA_DATA[14]

MA_BG[0]

★

MA_DATA[15]
MA_DATA[16]

MA_BA0
MA_BA1

AA35
AA33

MA_BANK[0]

MA_DATA[17]

MA_BANK[1]

MA_DATA[18]

MA_DM0
MA_DM1
MA_DM2
MA_DM3
MA_DM4
MA_DM5
MA_DM6
MA_DM7

MA_DM8

K19
J23
G26
H30
AJ31
AM31
AL29
AL26
G34

MA_DM[0]

MA_DATA[21]

MA_DM[1]

MA_DATA[22]

MA_DM[2]

MA_DATA[23]

DQSA0
-DQSA0
DQSA1
-DQSA1
DQSA2
-DQSA2

DQSA3
-DQSA3
DQSA4
-DQSA4
DQSA5
-DQSA5
DQSA6
-DQSA6
DQSA7
-DQSA7
DQSA8
-DQSA8

H19
G19
F23
G23
F27
F26
F30
E30
AJ33
AJ34
AN32
AN33
AP29
AN29
AP26
AN26
H34

H33

MA_DQS_H[0]

MA_DATA[30]

MA_DQS_L[0]

MA_DATA[31]

MA_DATA[19]

MA_DM[4]

MA_DATA[24]

MA_DM[5]

MA_DATA[25]

MA_DM[6]

MA_DATA[26]

MA_DM[7]

MA_DATA[27]

MA_DM[8]

MA_DATA[28]

<10>
<10>
<10>
<10>
<10>
<10>
<10>
<10>

MA_CLKH0
MA_CLKL0
MA_CLKH1
MA_CLKL1
MA_CLKH2
MA_CLKL2
MA_CLKH3
MA_CLKL3

T34
U34
U33
V33
V35
V36
V32
W 32

MA_DQS_L[1]

MA_DATA[32]

MA_DQS_H[2]

MA_DATA[33]

MA_DQS_L[2]

MA_DATA[34]

MA_DQS_H[3]

MA_DATA[35]

MA_DQS_L[3]

MA_DATA[36]

MA_DQS_H[4]

MA_DATA[37]

MA_DQS_L[4]

MA_DATA[38]

MA_DQS_H[5]

MA_DATA[39]

MA_DQS_H[6]

MA_DATA[40]

MA_DQS_L[6]

MA_DATA[41]

MA_DQS_H[7]

MA_DATA[42]

MA_DQS_L[7]

MA_DATA[43]

MA_DQS_H[8]

MA_DATA[44]

MA_DQS_L[8]

MA_DATA[45]

MA_CLK_H[0]

MA_DATA[47]

B

MA0_CKE0
MA0_CKE1
MA1_CKE0
MA1_CKE1

<10>
<10>
<10>
<10>

MODT_A0
MODT_A1
MODT_A2
MODT_A3

<10>
<10>
<10>
<10>

MA0_CS0MA0_CS1MA1_CS0MA1_CS1-

<10>
<10>
<10>
<10>

MA_CLK_H[1]

MA_DATA[48]

MA_CLK_L[1]

MA_DATA[49]

MA_CLK_H[2]

MA_DATA[50]

MA_CLK_L[2]

MA_DATA[51]

MA_CLK_H[3]

MA_DATA[52]

MA_CLK_L[3]

MA_DATA[53]

MA_RSTMA_ENENT-

L33
W 35

MA0_CKE0
MA0_CKE1
MA1_CKE0

MA1_CKE1

M32
M30
M33
L34

MA0_CKE[0]

MA_DATA[57]

MA0_CKE[1]

MA_DATA[58]

MA1_CKE[0]

MA_DATA[59]

MA1_CKE[1]

MA_DATA[60]

MODT_A0
MODT_A1
MODT_A2
MODT_A3

AD35
AF31

AD33
AF34

MA0_ODT[0]

MA_DATA[62]

MA0_ODT[1]

MA_DATA[63]

MA_RESET_L

MA_DATA[55]

MA_DATA[61]

MA1_ODT[1]

MA_CHECK[0]

<10> MA_ALERT<10> MA_PAROUT

AC33
AE35
AC34
AE34

MA0_CS_L[0]

MA_CHECK[2]

MA0_CS_L[1]

MA_CHECK[3]

MA1_CS_L[0]

MA_CHECK[4]

MA1_CS_L[1]

MA_CHECK[5]

MAAA17
MAAA16
MAAA15
MAAA14

AF33
AB34
AD32
AB35

MA_ADD_17

MA_CHECK[6]

N34
Y33

F29
J30
H31
F32
J29
G29
E31
G31
AH34
AJ30
AK30
AL34
AH31
AH32
AK33
AK32
AM34
AM33
AP31
AR33
AL32
AL31
AP34
AP32
AR31
AK29
AM28
AL28
AM30

AN30
AP28
AR28
AK27
AK26
AP25
AR25
AN27
AM27
AL25
AM25

MA_CHECK[7]

F33
G32
K31
K32
E33
E34
J32
J33

MA_RAS_L_ADD[16]

MDA24
MDA25
MDA26
MDA27
MDA28

MDA29
MDA30
MDA31

★

MA_ZVDDIO_MEM_S3

MA_PAROUT

MA_ZVSS

Y34
AJ37

MDA32
MDA33
MDA34
MDA35
MDA36
MDA37
MDA38
MDA39
MDA40
MDA41
MDA42
MDA43
MDA44
MDA45
MDA46

MDA47

★

AM4 REV 0.92

MB_ADD[1]

MB_DATA[1]

MB_ADD[2]

MB_DATA[2]

MB_ADD[3]

MB_DATA[3]

MB_ADD[4]

MB_DATA[4]

MB_ADD[5]

MB_DATA[5]

MB_ADD[6]

MB_DATA[6]

MB_ADD[7]

MB_DATA[7]

M38
M36
M39

MB_BA0
MB_BA1

AD38
AC37

MB_ADD[9]

MB_DATA[8]

MB_ADD[10]

MB_DATA[9]

MB_ADD[11]

MB_DATA[10]

MB_ADD[12]

MB_DATA[11]

MB_ADD[13]

MB_DATA[12]

MB_ACT_L

MB_DATA[14]

MB_BG[0]

MB_DATA[15]

MB_BANK[0]

MB_DATA[17]

MB_BANK[1]

MB_DATA[18]
MB_DATA[19]

MB_CLKH0
MB_CLKL0
MB_CLKH1
MB_CLKL1
MB_CLKH2
MB_CLKL2
MB_CLKH3
MB_CLKL3

MB_CLKH0
MB_CLKL0
MB_CLKH1
MB_CLKL1
MB_CLKH2
MB_CLKL2
MB_CLKH3
MB_CLKL3

MB_DM[0]

MB_DATA[21]

MB_DM[1]

MB_DATA[22]

MB_DM[2]

MB_DATA[23]

MB_DM[4]

MB_DATA[24]

MB_DM[5]

MB_DATA[25]

MB_DM[6]

MB_DATA[26]

MB_DM[7]

MB_DATA[27]

MB_DM[8]

MB_DATA[28]

MB_DQS_H[0]

MB_DATA[30]

MB_DQS_L[0]

MDA56
MDA57
MDA58
MDA59
MDA60
MDA61
MDA62
MDA63

<11>
<11>
<11>
<11>

MA_CHK0
MA_CHK1
MA_CHK2
MA_CHK3
MA_CHK4
MA_CHK5
MA_CHK6
MA_CHK7
MA_CHK[0..7]
AR23
AR48

<11>
<11>
<11>
<11>

MODT_B0
MODT_B1
MODT_B2
MODT_B3

<11>
<11>
<11>
<11>

MB0_CS0MB0_CS1MB1_CS0MB1_CS1-

<11>
<11>
<11>
<11>

<10>

39.2/4/1
40.2/4/1/X

MB0_CKE0
MB0_CKE1
MB1_CKE0
MB1_CKE1

MB_DATA[31]

U39
V39
V38
W 38
W 37
Y37
Y39
AA39

MB_CLK_H[0]

MB_DQS_L[1]

MB_DATA[32]

MB_DQS_H[2]

MB_DATA[33]

MB_DQS_L[2]

MB_DATA[34]

MB_DQS_H[3]

MB_DATA[35]

MB_DQS_L[3]

MB_DATA[36]

MB_DQS_H[4]

MB_DATA[37]

MB_DQS_L[4]

MB_DATA[38]

MB_DQS_H[5]

MB_DATA[39]

MB_DQS_H[6]

MB_DATA[40]

MB_DQS_L[6]

MB_DATA[41]

MB_DQS_H[7]

MB_DATA[42]

MB_DQS_L[7]

MB_DATA[43]

MB_DQS_H[8]

MB_DATA[44]

MB_DQS_L[8]

VDDIO_MEM

MAAB17
MAAB16
MAAB15
MAAB14

MB_DATA[45]

MB_DATA[48]

MB_CLK_L[1]

MB_DATA[49]

MB_CLK_H[2]

MB_DATA[50]

MB_CLK_L[2]

MB_DATA[51]

MB_CLK_H[3]

MB_DATA[52]

MB_CLK_L[3]

MB_DATA[53]

<11> MB_ALERT<11> MB_PAROUT

MB_RESET_L

B36
E36
C39

D38
A35
C36
B38
C38

MDB24
MDB25
MDB26
MDB27
MDB28
MDB29
MDB30
MDB31

AK39
AL37
AN36
AN39
AK38
AK36
AM39
AN38

MDB32
MDB33
MDB34
MDB35
MDB36
MDB37

MDB38
MDB39

AR36
AR37
AU37
AV37
AP37
AP38
AT36
AU38

MDB40
MDB41
MDB42
MDB43
MDB44
MDB45
MDB46
MDB47

AW 35
AU35
AW 32
AU32
AV36
AW 36
AW 33
AV33

MDB48
MDB49
MDB50
MDB51
MDB52
MDB53
MDB54
MDB55

AW 30
AV30
AW 27
AW 26
AV31
AU31
AV28
AV27

MDB56
MDB57
MDB58
MDB59
MDB60
MDB61
MDB62
MDB63

F38
F36
H39

J39
E37
E39
H36
H37

MB_CHK0
MB_CHK1
MB_CHK2
MB_CHK3
MB_CHK4
MB_CHK5
MB_CHK6
MB_CHK7

C

MEM CHB

MB_DATA[55]

MB_EVENT_L
MB0_CKE[0]

MB_DATA[57]

MB0_CKE[1]

MB_DATA[58]

MB1_CKE[0]

MB_DATA[59]

MB1_CKE[1]

MB_DATA[60]

AF39
AH36
AF37
AH38

MB0_ODT[0]

MB_DATA[62]

MB0_ODT[1]

MB_DATA[63]

MB1_ODT[0]
MB1_ODT[1]

MB_CHECK[0]
MB_CHECK[1]

MB0_CS0MB0_CS1MB1_CS0MB1_CS1-

AE37

AG39
AE38
AG36

MB0_CS_L[0]

MB_CHECK[2]

MB0_CS_L[1]

MB_CHECK[3]

MB1_CS_L[0]

MB_CHECK[4]

MB1_CS_L[1]

MB_CHECK[5]

MAAB17
MAAB16
MAAB15
MAAB14

AH37
AD36
AF36
AD39

MB_ADD_17

MB_CHECK[6]
MB_CHECK[7]

MB_RAS_L_ADD[16]

B

B0

MB_CHK[0..7]

MB_CAS_L_ADD[15]

MB_CHK[0..7]

B1

<11>

MB_WE_L_ADD[14]
MB_ALERT_L

MB_ZVDDIO_MEM_S3

MB_PAROUT

MB_ZVSS

Y36
AJ39

MB_ZVDDIO
MB_ZVSS

AR27
AR49

39.2/4/1
40.2/4/1/X

VDDIO_MEM

Place within 1" of APU.

AM4 REV 0.92

Place within 1" of APU.

PART 1 OF 12

MB_DATA[47]

MB_CLK_H[1]

L37
K37
L39
L36

MB_ALERTN37
MB_PAROUT AB38

MDB16
MDB17
MDB18
MDB19
MDB20
MDB21
MDB22
MDB23

MB_CLK_L[0]

MB_DATA[61]

MODT_B0
MODT_B1
MODT_B2
MODT_B3

A31
B31
B34
C35
B30
C30
B33
A34

D

MB_DQS_L[5]

MB_DATA[56]

MB0_CKE0
MB0_CKE1
MB1_CKE0
MB1_CKE1

MDB8
MDB9
MDB10
MDB11
MDB12
MDB13
MDB14
MDB15

MB_DQS_H[1]

MB_DATA[54]

<11> MB_RST<11> MB_EVENT-

A26
C26
A29

C29
A25
B25
A28
B28

MB_DM[3]

B22
A22
C27
B27
C33
C32
B37
A37
AM37
AM36
AT38
AT39
AU34
AV34
AU28
AU29
G38
G37

MB_RSTK35
MB_EVENT- AA38

MDB0
MDB1
MDB2
MDB3
MDB4
MDB5
MDB6
MDB7

MB_BG[1]
MB_DATA[16]

DQSB0
-DQSB0
DQSB1
-DQSB1
DQSB2
-DQSB2
DQSB3
-DQSB3
DQSB4
-DQSB4
DQSB5
-DQSB5
DQSB6
-DQSB6
DQSB7
-DQSB7
DQSB8
-DQSB8

D20
B21
B24
C24
A20
C20
A23
C23

MB_ADD[8]

MB_DATA[46]

<11>
<11>
<11>
<11>
<11>
<11>
<11>
<11>

MDA48
MDA49
MDA50
MDA51
MDA52
MDA53
MDA54

MDA55

MA_ZVDDIO
MA_ZVSS

MB_DATA[0]

MB_DATA[29]

MA_WE_L_ADD[14]
MA_ALERT_L

MB_ADD[0]

MB_DATA[20]

★

MA_CHK[0..7]

MA_CAS_L_ADD[15]

MB_ACTMB_BG0
MB_BG1

MB_DM0 C21
MB_DM1 D26
MB_DM2 A32
MB_DM3 D37
MB_DM4 AL38

MB_DM5 AR39
MB_DM6 AT35
MB_DM7AW 29
MB_DM8 F39

<11> MB_DM[0..8]

MA1_ODT[0]

MA0_CS0MA0_CS1MA1_CS0MA1_CS1-

MA_ALERTMA_PAROUT

<11> MB_BA0
<11> MB_BA1

MA_EVENT_L

MA_CHECK[1]

MAAA17
MAAA16
MAAA15
MAAA14

MDA16
MDA17
MDA18
MDA19
MDA20

MDA21
MDA22
MDA23

<11> MB_ACT<11> MB_BG0
<11> MB_BG1

MA_CLK_L[0]

MA_DATA[56]

<10>
<10>
<10>
<10>

J26
J27
G28
H28
H25
G25
E28
H27

AC36
U36
U37
T38
T37

R39
R36
P39
R38
P36
AC39
P37
N38
AG38

MB_DATA[13]

MA_DQS_L[5]

MA_DATA[54]

<10> MA_RST<10> MA_EVENT-

MDA8
MDA9
MDA10
MDA11
MDA12
MDA13
MDA14
MDA15

MA_DQS_H[1]

MA_DATA[46]

MA_CLKH0
MA_CLKL0
MA_CLKH1
MA_CLKL1
MA_CLKH2
MA_CLKL2
MA_CLKH3
MA_CLKL3

H22
G22
E24
J24
F21
J21
H24
F24

MA_DM[3]

MA_DATA[29]

C

MAAB0
MAAB1
MAAB2
MAAB3
MAAB4

MAAB5
MAAB6
MAAB7
MAAB8
MAAB9
MAAB10
MAAB11
MAAB12
MAAB13

<11> MAAB[0..13]

MA_BG[1]

MA_DATA[20]

<10> MA_DM[0..8]

MDA0
MDA1
MDA2
MDA3
MDA4
MDA5
MDA6
MDA7

MA_ADD[8]

MA_DATA[13]

<10> MA_ACT<10> MA_BG0
<10> MA_BG1

E18
J18
J20
H21
H18
F18
G20
F20

PART 9 OF 12

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]

MEM CHA
AM4
<10> MODT_A[0..3]
<10> MDA[0..63]
<10> MAAA[0..16]
A

<10> DQSA[0..8]
<10> -DQSA[0..8]

MODT_A[0..3]

<11> MODT_B[0..3]

MDA[0..63]

<11> MDB[0..63]

MAAA[0..16]

<11> MAAB[0..16]

DQSA[0..8]

<11> DQSB[0..8]

-DQSA[0..8]

<11> -DQSB[0..8]

MODT_B[0..3]
MDB[0..63]
MAAB[0..16]
A

DQSB[0..8]
-DQSB[0..8]

Title

APU DDR4

A0

Size
Document Number
Custom

A1

AM3RM/SC/BL/MB/[12KRC-04K813-11R]
Date:
5

4

3

2

Rev

AX370-GAMING 5

Monday, January 16, 2017

Sheet
1

1.01
4

of

48

5

AR39

1K/4/1

APU_SIC

AR40

1K/4/1

APU_SID

AR34

300/4

APU_PWRGD

AR33

300/4

APURST-_R

3

DISPLAY/SVI2/JTAG/TEST

B6
B7

Placed within 1500 mils from APU

DP2_TXP[0]

DP_ZVSS

DP2_TXN[0]

DP_AUX_ZVSS
DP_BLON

A7
A8

DP2_TXP[1]

DP_DIGON

DP2_TXN[1]

DP_VARY_BL

C8
C9

DP2_TXP[2]

B9
B10

DP2_TXP[3]

D4
D5

DP1_TXP[0]
DP1_TXN[0]

DP1_HPD

D7
D8

DP1_TXP[1]

DP0_AUXP

DP1_TXN[1]

DP0_AUXN

F8

G8

DP1_TXP[2]

DP2_TXN[2]

DP2_AUXP
DP2_AUXN

1K/4/1

APU_SVT

AR41
AR43

1K/4/1/X
1K/4/1/X

APU_SVC

DP2_HPD

APU_SVD

HDMI

0

SVD

Boot voltage

0

0

1

1.0

0

0.9

1

1

0.8

<17> DP0_TXP0
<17> DP0_TXN0

E9
F9

DP1_TXP[3]

DP0_TXP0

DP0_TXN0

D2
C2

DP0_TXP[0]

DP0_TXP1
DP0_TXN1

C3
B3

DP0_TXP[1]

TEST5

DP0_TXN[1]

TEST6

DP0_TXP2
DP0_TXN2

B4
A4

DP0_TXP[2]

TEST10

DP0_TXN[2]

TEST14

DP0_TXP3
DP0_TXN3

C5
C6

DP0_TXP[3]

TEST16

DP0_TXN[3]

TEST17
TEST19

APU_SVC
APU_SVD
APU_SVT

<25> APU_SVC
<25> APU_SVD
<25> APU_SVT

D17
C17

A17

SVC

TEST18

PWROK

TEST31

RESET_L

TEST40
DP_STEREOSYNC

<18> APU_SIC
<18> APU_SID
<18,25> APU_PROCHOT-

HDTP_PWR

AR72
AR107
AR70
AR71

1K/4/1
1K/4/1/X
1K/4/1
1K/4/1

APU_TDI
APU_TDO
APU_TCK
APU_TMS

AR108
AR73

1K/4/1/X
1K/4/1

APU_DBRDY
APU_DBREQ-

AR67

1K/4/1

APU_TRST-

DP1_HPD

G10
H10
H9

DP0_AUXP
DP0_AUXN
DP0_HPD

D

THERMTRIPO
AR46

100K/4/1
AQ1

DP0_AUXP <17>
DP0_AUXN <17>
DP0_HPD <17>

THERMTRIPO <18>

AC13
0.1u/4/Y5V/16V/Z/X
MMBT2222A/SOT23/600mA/40/X

AR37

1K/4/1/X AQ1_2

THERMTRIP-

L23
M22
D13
P28
AB4

C12
B12
C11
D11
A13
H16
G16

APU_TEST4
APU_TEST5
APU_TEST6
APU_TEST47
APU_TEST10
APU_TEST14
APU_TEST15
APU_TEST16
APU_TEST17
APU_TEST11
APU_TEST19
APU_TEST18

E6
E7
AA30
W 30
K14

APU_TEST28_H
APU_TEST28_L
APU_TEST31

APU_TEST40
APU_STESYNC

AL8
AM24
AN9

AM4R1
CORETYPE0
CORETYPE1

A16

APU_TEST41

TP1
TP2
TP3
TP5
TP6

THERMTRIP-

AR1

1K/4/1/X

AR2
AR3
AR5

AR62
AR20

1K/4/1/X
1K/4/1/X
1K/4/1/X
1K/4/1
1K/4/1

AR36

0/4

THERMTRIPO

SVT
TEST28_L

APU_PWRGD
E16
AR52
0/4 APURST-_R B16

AR35
8.2K/4/X

SVD
TEST28_H

<25> APU_PWRGD

<28> APURST-

100K/4/1

DP0_TXN[0]

TEST11

C

AR47

DP1_TXN[3]

TEST15

<17> DP0_TXP3
<17> DP0_TXN3

DP2_HPD

F11
G11
D10

A_VDD1V8

TEST47

<17> DP0_TXP2

<17> DP0_TXN2

A10
A11
E10

DP1_TXN[2]

TEST4

<17> DP0_TXP1
<17> DP0_TXN1

1.1

1

2K/4/1
150/4/1

3

DP1_AUXN

DP0_HPD

SVC

AR29
AR26

1

AR50

1K/4/1/X
1K/4/1/X

DP_ZVSS
DP_A_ZVSS

DP2_TXN[3]
DP1_AUXP

AR44
AR45

F12
E12
G13
H13
H12

VCC3

D

A_VDD1V8

1

AM4C

AC25
100P/4/NPO/50V/J/X

A_VDD1V8

2

2

A_VDD1V8

4

APU_SIC
APU_SID
APU_ALERTAPU_PROCHOTTHERMTRIP-

B18
C18
D16
H15
A19

SIC

AM4R1

SID

CORETYPE[0]

ALERT_L

CORETYPE[1]

APU_TDI
APU_TDO
APU_TCK
APU_TMS
APU_TRSTAPU_DBRDY
APU_DBREQ-

A14
C14
C15
B15
B13
E13
D14

TDI

AM4R1 <24,29>
CORETYPE1 <7,9,20,24,41>

PROCHOT_L
THERMTRIP_L

TEST41

VDDCR_CPU_SENSE

TDO

VDDCR_SOC_SENSE

TCK

VDDIO_MEM_S3_SENSE

TMS

VSS_SENSE_A

F14
E15
G14
F15

C

TP8
TP9
TP13
TP14

TP15

COREFB+ <25>
VNB_FB+ <25>
COREFB- <25>

TRST_L
DBRDY

VDDP_SENSE

DBREQ_L

VSS_SENSE_B

AL22
AM23

CORETYPE0
CORETYPE1

AR30
AR13

1K/4/1
1K/4/1

APU_STESYNC

AR22
AR21

1K/4/1
1K/4/1/X

AM4 REV 0.92
PART 3 OF 12

A_VDD18S5
3VDUAL
A_VDD1V8

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]
AC33
100P/4/NPO/50V/J/X

APU_STESYNC: high=>HDMI, low=>NO HDMI

AM4R1

A_Q4

B

A_Q6
A_VDD18S5

A_VDD1V8

1

IN(H)

SEL

6

2

GND

VCC

5

3

IN(L)

OUT

4

74LVC1G3157GW/SOT363

VCC3

CORETYPE1
3VDUAL

A_VDD1V8

HDTP_PWR

1

IN(H)

SEL

6

2

GND

VCC

5

3

IN(L)

OUT

4

74LVC1G3157GW/SOT363

ABC25
1u/4/X5R/6.3V/K

AR117

CORETYPE1

1K/4/1

3VDUAL

B

3VDUAL
A_Q4_4
ABC24
1u/4/X5R/6.3V/K

AR51

1K/4/1

APU_ALERT-

AR61

1K/4/1

THERMTRIP-

AR32

1K/4/1

APU_PROCHOT-

AM4 CPU CoreType
CORETYPE 1 CORETYPE 0 Family / Model Numbers

A

AM4 APU TYPE

0 BR

0

Family 15 h / Models 60 h- 6 Fh

TYPE 0

0 ST

1

Reserved

TYPE 1

1 ZP

0

Family 17 h / Models 00 h- 0 Fh

TYPE 2

1 RV

1

Family 17 h / Models 10 h- 1 Fh

TYPE 3

A

Title

CPU CONTROL
Size
Document Number
Custom
Date:
5

4

3

2

Rev

AX370-GAMING 5

Monday, January 16, 2017

Sheet
1

1.01
5

of

48

8

7

6

5

4

AM4G

AM4B

PCIE

AE8
AD8

<14> A_RX0P
<14> A_RX0N

P_HUB_TXP[0]

P_HUB_RXN[0]

P_HUB_TXN[0]

AB8
AA8

P_HUB_RXP[1]

P_HUB_TXP[1]

P_HUB_RXN[1]

P_HUB_TXN[1]

<14> A_RX2P
<14> A_RX2N

Y6
Y7

P_HUB_RXP[2]

P_HUB_TXP[2]

P_HUB_RXN[2]

P_HUB_TXN[2]

W4
W5

P_HUB_RXP[3]

P_HUB_TXP[3]

P_HUB_RXN[3]

P_HUB_TXN[3]

AE4
AE5

A_TX0P_C
A_TX0N_C

AC1
AC2

0.22U/4/X7R/16V/K

0.22U/4/X7R/16V/K

AA5
AB5

A_TX1P_C
A_TX1N_C

AC3
AC4

0.22U/4/X7R/16V/K
0.22U/4/X7R/16V/K

AC6
AC7

A_TX2P_C
A_TX2N_C

AC5
AC6

0.22U/4/X7R/16V/K
0.22U/4/X7R/16V/K

AD5
AD6

A_TX3P_C

A_TX3N_C

AC7
AC8

0.22U/4/X7R/16V/K
0.22U/4/X7R/16V/K

D

<45> PCIE1X0_IP
<45> PCIE1X0_IN

AR9
AT9

P_GPP_RXP[0]

P_GPP_TXP[0]

P_GPP_RXN[0]

P_GPP_TXN[0]

<45> PCIE1X1_IP
<45> PCIE1X1_IN

AM9
AM10

P_GPP_RXP[1]

P_GPP_TXP[1]

P_GPP_RXN[1]

P_GPP_TXN[1]

<45> PCIE1X2_IP
<45> PCIE1X2_IN

AR10
AP10

<45> PCIE1X3_IP
<45> PCIE1X3_IN

AP11
AN11
EXP_A_RXP0
EXP_A_RXN0
EXP_A_RXP1
EXP_A_RXN1
EXP_A_RXP2
EXP_A_RXN2
EXP_A_RXP3
EXP_A_RXN3
EXP_A_RXP4
EXP_A_RXN4

C

F6
F5
G5
G4
H7
H6
J6
J5
K8
K7

P_GPP_RXP[2]/SATA_RX0P

P_GPP_TXP[2]/SATA_TX0P

P_GPP_RXN[2]/SATA_RX0N

P_GPP_TXN[2]/SATA_TX0N

P_GPP_RXP[3]/SATA_RX1P

P_GPP_TXP[3]/SATA_TX1P

P_GPP_RXN[3]/SATA_RX1N

P_GPP_TXN[3]/SATA_TX1N

P_GFX_RXP[0]

P_GFX_TXP[0]

P_GFX_RXN[0]

P_GFX_TXN[0]

P_GFX_RXP[1]

P_GFX_TXP[1]

P_GFX_RXN[1]

P_GFX_TXN[1]

P_GFX_RXP[2]

P_GFX_TXP[2]

P_GFX_RXN[2]

P_GFX_TXN[2]

P_GFX_RXP[3]

P_GFX_TXP[3]

P_GFX_RXN[3]

P_GFX_TXN[3]

P_GFX_RXP[4]

P_GFX_TXP[4]

P_GFX_RXN[4]

P_GFX_TXN[4]

EXP_A_RXP5
EXP_A_RXN5

K5
K4

P_GFX_RXP[5]

P_GFX_TXP[5]

P_GFX_RXN[5]

P_GFX_TXN[5]

EXP_A_RXP6
EXP_A_RXN6

L7
L6

P_GFX_RXP[6]

P_GFX_TXP[6]

P_GFX_RXN[6]

P_GFX_TXN[6]

EXP_A_RXP7
EXP_A_RXN7

M6
M5

P_GFX_RXP[7]

P_GFX_TXP[7]

P_GFX_RXN[7]

P_GFX_TXN[7]

EXP_A_RXP8
EXP_A_RXN8

N8
N7

P_GFX_RXP[8]

P_GFX_TXP[8]

P_GFX_RXN[8]

P_GFX_TXN[8]

EXP_A_RXP9
EXP_A_RXN9

N5
N4

EXP_A_RXP10 P7
EXP_A_RXN10 P6
EXP_A_RXP11 R6
EXP_A_RXN11 R5
EXP_A_RXP12 T8
EXP_A_RXN12 T7

P_GFX_RXP[9]

P_GFX_TXP[9]

P_GFX_RXN[9]

P_GFX_TXN[9]

P_GFX_RXP[10]

P_GFX_TXP[10]

P_GFX_RXN[10]

P_GFX_TXN[10]

P_GFX_RXP[11]

P_GFX_TXP[11]

P_GFX_RXN[11]

P_GFX_TXN[11]

P_GFX_RXP[12]

P_GFX_TXP[12]

P_GFX_RXN[12]

P_GFX_TXN[12]

A_TX0P <14>
A_TX0N <14>
A_TX1P <14>
A_TX1N <14>
A_TX2P <14>
A_TX2N <14>
A_TX3P <14>
A_TX3N <14>

AT12

AR12

PCIE1X0_OP <45>
PCIE1X0_ON <45>

AP13
AR13

PCIE1X1_OP <45>
PCIE1X1_ON <45>

AL13
AM13

PCIE1X2_OP <45>
PCIE1X2_ON <45>

AN14
AP14
D1
E1
E3
F3

PCIE1X3_OP <45>
PCIE1X3_ON <45>
EXP_A_TXP0
EXP_A_TXN0
EXP_A_TXP1
EXP_A_TXN1

F2
G2

EXP_A_TXP2
EXP_A_TXN2

G1
H1

EXP_A_TXP3
EXP_A_TXN3

H3
J3

EXP_A_TXP4
EXP_A_TXN4

J2
K2

EXP_A_TXP5
EXP_A_TXN5

K1
L1

EXP_A_TXP6
EXP_A_TXN6

L3
M3

EXP_A_TXP7
EXP_A_TXN7

M2
N2

EXP_A_TXP8
EXP_A_TXN8

N1
P1
P3
R3
R2
T2
T1
U1

PLACE THESE CAP CLOSE TO APU.

EXP_A_TXP9
EXP_A_TXN9
EXP_A_TXP10
EXP_A_TXN10
EXP_A_TXP11
EXP_A_TXN11

EXP_A_TXP12
EXP_A_TXN12

J15
L29
AJ11
A3
A6
A9
A12
A15
A18
A21
A24
A27
A30
A33
A36
B19
B23
B26
B29
B32
B35
C1
C22
C25
C28
C31
C34

C37
D6
D9
D12
D15
D18
D19
D21
D22
D23
D24
D25
D27
D29
D30
D31
D32
D33
D34
D35
D36
D39
E4
E5
E8
E11
E14
E17
E20
E21

E23
E26
E27
E29
E32

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

E35
E38
F1
F4
F17
F19
F22
F25
F28
F31
F34
F35
F37
G7
G21
G24
G27
G30

G33
G35
G36
G39
H4
H5
H8
H11
H14
H17
H20
H23
H26
H29
H32
H35
H38
J1
J4
J8
J9
J11
J13
J17
J19
J22
J25
J28
J31
J34

J35
J37
K10
K12
K18
K20
K21
K22
K23
K26
K27
K28
K29
K30

AF28
AF30
AG1
AG4
AG8
AG9
AG11
AG13
AG15
AG17
AG19
AG21
AG23
AG25
AG27

AG28
AG29
AG30
AG31
AG32
AH10
AH12
AH14
AH16
AH18
AH20
AH22
AH24
AH26
AH28
AH29
AH30
AH33
AJ5
AJ8
AJ9
AJ13
AJ23
AJ25
AJ26
AJ27
AJ28
AJ29
AJ32
AJ35

AJ36
AJ38
AK1
AK4
AK10
AK12
AK14
AK22
AK25
AK28
AK31
AK35
AK37
AL9
AL11
AL24
AL27

AM4 REV 0.92
PART 7 OF 12

EXP_A_RXP14 U7
EXP_A_RXN14 U6
EXP_A_RXP15 V6
EXP_A_RXN15 V5

B

A_VDDP

AR25

196/4/1

P_VZDD

W8

P_GFX_RXP[13]

P_GFX_TXP[13]

P_GFX_RXN[13]

P_GFX_TXN[13]

P_GFX_RXP[14]

P_GFX_TXP[14]

P_GFX_RXN[14]

P_GFX_TXN[14]

P_GFX_RXP[15]

P_GFX_TXP[15]

P_GFX_RXN[15]

P_GFX_TXN[15]

P_ZVDDP

P_ZVSS
P0A_ZVSS
P0B_ZVSS

A_VDDP

AR28

1K/4/1

SATA_VZDD

AV7

AM4 REV 0.92

SATA_ZVDDP

SATA_ZVSS

U3
V3

EXP_A_TXP13
EXP_A_TXN13

V2
W2

EXP_A_TXP14
EXP_A_TXN14

W1
Y1

EXP_A_TXP15
EXP_A_TXN15

W7
V8
AT8
AV6

P_ZVSS
P0A_ZVSS
P0B_ZVSS
SATA_ZVSS

AR24
AR6
AR7
AR4

1

AM4H

GND

VSS

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]
EXP_A_RXP13 T4
EXP_A_RXN13 T5

2

AM4J
GND

P_HUB_RXP[0]

<14> A_RX1P
<14> A_RX1N

<14> A_RX3P
<14> A_RX3N

3

AM4K
GND

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

AL30
AL33
AL35
AL36
AL39
AM5
AM11
AM14
AM26
AM29
AM32
AM35
AM38
AN1
AN4
AN22
AN25
AN28
AN31
AN34
AN35
AN37
AP6
AP24
AP27
AP30

AP33
AP35
AP36
AP39
AR5
AR8
AR11
AR14
AR17
AR23
AR26
AR27
AR29
AR30
AR32
AR34
AR35
AR38
AT1
AT7
AT10
AT13
AT16
AT22
AT26
AT27
AT28
AT29
AT31
AT32

AT33
AT34
AT37
AU18
AU21
AU24

K33
L4
L5
L8
L9
L11
L13
L15
L17
L19
L21
L25
L27
L28
L30
L31
M1
M4
M8
M10
M12
M14
M16

M18
M20
M24
M26
M27
M28
N9
N11
N13
N15
N17
N19
N21
N23
N25
N27
N29
P4
P5
P8
P10
P12
R1
R4
R8
R9
R11
R13
R27
R29

T10
T12
T28
T30
U4
U5
U8
U9
U11

AM4 REV 0.92
PART 10 OF 12

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]

GND & RSVD

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

U13
U27
U29
U31
V1

V4
V7
V10
V12
V28
V30
W9
W 11
W 13
W 27
W 29
W 31
Y5
Y8
Y10
Y12
Y28
Y30
AA1
AA4
AA6
AA9
AA11
AA13
AA27
AA31
AA29
AB7
AB10
AB12

AB28
AB30
AC5
AC8
AC9
AC11
AC13
AC27
AC29
AC31
AD1
AD4
AD10
AD12
AD28
AD30
AE7
AE9
AE11
AE13
AE27
AE29
AE31
AF5
AF8
AF10
AF12

AU26
AU27

AU30
AU33
AU36
AU39
AV2
AV17
AV20
AV23
AV26
AV29
AV32
AV35
AV38
AW 4
AW 7
AW 10
AW 13
AW 16
AW 19
AW 22
AW 25
AW 28
AW 31
AW 34
AW 37

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD

VSS

RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD

RSVD
RSVD
RSVD

AM4 REV 0.92
PART 8 OF 12

AM12
AT25
AR15
AP15
AN12
AN15
AT30
AW 24
AR24
A5
AD3
AB2
AH2
AL16
AL17
AL18
AL19
AL20
AL21
AM16
AM17
AM21
AN16

AN17
AN21
AP16
AP17
AP21
AR16
AR18
AR19
AR20
AR21
AT19
D28
E19
E22
E25
G17
J36
J38
K34
K38
R35
AB37
AH35
AK34

D

C

AM4 REV 0.92

PART 11 OF 12

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]

B

Within 1500mil from APU

196/4/1
200/4/1/X
200/4/1/X
1K/4/1

PART 2 OF 12

Within 1500mil from APU

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]
EXP_A_RXP[0..15]
EXP_A_RXN[0..15]
EXP_A_TXP[0..15]
EXP_A_TXN[0..15]

EXP_A_RXP[0..15] <16,43>
EXP_A_RXN[0..15] <16,43>
EXP_A_TXP[0..15] <16,43>
EXP_A_TXN[0..15] <16,43>

A

A

Title

AM4_PCIE LINK, GND
Size
Document Number
Custom
Date:
8

7

6

5

4

3

Rev

AX370-GAMING 5

Monday, January 16, 2017
2

Sheet

1.01
6
1

of

48

8

7

6

5

4

3

2

1

VCC3
SYS_RSTL

AR95
AR96

8.2K/4/X
1K/4/1/X

3VDUAL

AR103

8.2K/4

PCIE_RST-

3VDUAL

AR104

8.2K/4

PCIE_WAKE-

3VDUAL

SMBCLK
SMBDATA

AM4D
ACPI/SD/AZ/GPIO/RTC/I2C/MISC

AR114
AR60

<18,41,44> LPC_RST<12,16,35,42,43> PCIE_RST-

ARSTA_PERST-

33/4
33/4

AU22
AL7

RSMRST-

AP5

D

AR112

1K/4/1/X S0A3_GPIO

3VDUAL

AR111

8.2K/4/1

3VDUAL

AR110

1K/4/1/X SLP_S3-

3VDUAL

AR109

1K/4/1/X SLP_S5-

LPCPME-

<28> SYS_RST-

0/4/SHT/X PWRBTN-

AR0
<18> -PSOUT
<24> APU_PWOK
22/4
22P/4/N/50V/X
<12,16,31,32,36,42,43> PCIE_WAKE-

PR68
PC17

<18,24,39,41> SLP_S3<18,29> SLP_S5-

PR69

PR70

SMBCLK
SMBDATA

PCIE_RST_L/EGPIO26

RSMRST_L

EGPIO95

AN5
AM3
AM4
AL5

PWR_BTN_L/AGPIO0

SYS_RSTL
PCIE_WAKESLP_S3L
SLP_S5L

AT2
AP2

SLP_S3_L

EGPIO99

SLP_S5_L

EGPIO100

<24> S0A3_GPIO
<29> S5_MUX
3VDUAL

AR74
AR75

1K/4/1/X
15K/4/1

A_TEST0

3VDUAL

AR76
AR77

1K/4/1/X
15K/4/1

A_TEST1

3VDUAL

AR78
AR79

1K/4/1/X
15K/4/1

A_TEST2

SLP_S5-

ABC41
10P/4/NPO/50V/J

ABC42
10P/4/NPO/50V/J

WAKE_L/AGPIO2

EGPIO97

S0A3_GPIO
S5_MUX

AR3
AP4

S0A3_GPIO/AGPIO10/SGPIO0_CLK

A_TEST0
A_TEST1
A_TEST2

AM6

AM7
AT3

TEST0

KBRST-

<18> KBRST-

AN24

LPCPMEAGPIO86

<12,18> LPCPME<12> AGPIO86

AL2
AW 17

S5_MUX_CTRL/EGPIO42

SCL0/I2C2_SCL/EGPIO113

TEST1/TMS

SCL1/I2C3_SCL/AGPIO19

TEST2

SDA1/I2C3_SDA/AGPIO20

AGPIO23

AN3

0

C

0

0

Description
FCH TAP accessible from APU when TAPEN is asserted
FCH JTAG pins overloaded for multiple functions, in this
configuration the FCH JTAG are used as non-JTAG pins

0

0

1

Reserve

0

1

X

Reserve

1

1

TMS

0

TMS

1

AZ_BIT_CLK

ABC37
10P/4/NPO/50V/J/X

<21,22> AZ_BIT_CLK
<21> AZ_SDATA_IN0
<22> AZ_SDATA_IN1

FCH JTAG multi-function pins are configured as JTAG
pins, in this configuration the FCH TAP can be
accessed from FCH JTAG pins
Use on JTAG only, Yuba JTAG enable.

<21,22> -AZ_RST

<21,22> AZ_SYNC
<21,22> AZ_SDATA_OUT

AT23
AV24
AT24
AL23
AR22
AL1
AM1
AR1
AP1

M2A_-CLKREQ
M2ASSD_IFDET

<35> M2A_-CLKREQ
<35> M2ASSD_IFDET
<47> EGPIO131
<47> EGPIO132
<34> GPIO_DAC_C
<41> EC_USB_OC1
<42> SSA_SMI-

GPIO_DAC_C
EC_USB_OC1
SSA_SMIRTC_INT-

A_AZBCLK AW 3
AV3

AU5
8.2K/4/1 AZ_SDIN2 AV4
A_AZRSTL AU1
22/4
A_AZSYNC AU2
22/4
A_AZSOUT AU4
22/4

AR18

22/4

AR116
AR55
AR54
AR19

CLK_REQ0_L/SATA_IS0_L/SATA_ZP0_L/AGPIO92

1K/4/1

A_AZRSTL

1K/4/1

A_AZBCLK

AR124

1K/4/1

A_AZSYNC

AR125

1K/4/1

A_AZSOUT

AR126

1K/4/1/X

AZ_SDATA_IN0

AR115

1K/4/1/X

AZ_SDATA_IN1

AXR1

3VDUAL
SMBCLK1
SMBDATA1

AR80
AR81

2.2K/4/1
2.2K/4/1

AGPIO3
AGPIO84

AR64
AR65

8.2K/4
8.2K/4

D

SMBCLK1 <16,31,36,43>
SMBDATA1 <16,31,36,43>

VCC3

SPKR

AGPIO11 <28>

AN23
AP23

AGPIO84 <28>
AGPIO85 <41>

AGPIO40/SGPIO0_DATAIN

M2_DEVSLP
AGPIO6
M2A_DETECT-

AGPIO3 <28>
PE8_PRSNT- <43>
M2_DEVSLP <35>
AGPIO6 <19>
M2A_DETECT- <35>
PEX_PRSNT- <12,36>
PEX16_PRSNT- <16>
AGPIO130 <45>
AGPIO40 <19>

CLK_REQ2_L/AGPIO116
CLK_REQ3_L/SATA_IS1_L/SATA_ZP1_L/EGPIO131
CLK_REQG_L/OSCIN/EGPIO132
USB_OC0_L/AGPIO16
USB_OC1_L/TDI/AGPIO17
USB_OC2_L/TCK/AGPIO18
USB_OC3_L/TDO/AGPIO24
AZ_BITCLK
AZ_SDIN0
AZ_SDIN1

C

SPKR <28>

AZ_SDIN2
AZ_RST_L
AZ_SYNC
AZ_SDOUT

RTCCLK

1K/4/1/X

RTCCLK

AR123

ABC23
100P/4/NPO/50V/J/X

SMBCLK <10,11,19,25,29,34,41,44,46>
SMBDATA <10,11,19,25,29,34,41,44,46>

AT5

SATA_ACT_L/AGPIO130

CLK_REQ1_L/AGPIO115

FANIN0/AGPIO84

AR118

SMBCLK1
SMBDATA1

AW 23

AGPIO8

FANOUT0/AGPIO85

AR94

SMBCLK
SMBDATA

AK3
AK2

SPKR/AGPIO91

AGPIO23/SGPIO0_LOAD

AGPIO9/SGPIO0_DATAOUT

TEST2

AU25
AV25

BLINK/AGPIO11

AGPIO4

GENINT2_L/AGPIO90

TEST1

EGPIO97 <40>
EGPIO98 <40>
EGPIO99 <40>
EGPIO100 <40>

AGPIO3

AGPIO3

AGPIO86

GENINT1_L/AGPIO89

TEST0

AW 12
AU13
AV13
AT14

AT6
AR6
AP22
AN8

AP7
AN2
AV22
AU23
AM22
AR4

LPC_PME_L/AGPIO22

AGPIO6

<12,36> PE1_PRSNT-

ABC22
100P/4/NPO/50V/J/X

ESPI_RESET_L/KBRST_L

AGPIO5/DEVSLP0

Internal Debug Only

EGPIO95 <40>
EGPIO96 <40>

SYS_RESET_L/AGPIO1

SDA0/I2C2_SDA/EGPIO114

SLP_S3-

AW 11
AV12

SD INTERFACE

PWR_GOOD

EGPIO98

22/4
22/4

2.2K/4/1
2.2K/4/1

LPC_RST_L

EGPIO96

3VDUAL

AR31
AR53

20M/4

AP8

RTCCLK

A_RTC_XI

AW 5

X32K_X1

A_RTC_XO

AW 6

X32K_X2

TEST46[13]

APU_TEST46

AL4

TP7

AM4 REV 0.92

3

PART 4 OF 12

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]

1

4

2

AX1
32.768K/12.5p/20ppm/TF38/35K/D

AX1
AXC1
15P/4/NPO/50V/J

B

AXC2
15P/4/NPO/50V/J SHW/D0.64*5.08*6.74

B

A_Q3
3VDUAL

A_VDD18S5

1

IN(H)

SEL

6

2

GND

VCC

5

3

IN(L)

OUT

4

CORETYPE1 <5,9,20,24,41>
3VDUAL
A_Q3_4

AR12

22K/4

AR127

RSMRSTABC21
1u/4/X5R/6.3V/K

NC7SB3157P6X_NL/SC70-6/X
0/4

A_Q5
A_VDD18S5

AR113

0/4/X

A_Q5_1

A

3VDUAL

1

IN(H)

SEL

6

2

GND

VCC

5

3

IN(L)

OUT

4

CORETYPE1 <5,9,20,24,41>
3VDUAL
A_Q5_4

ORTCXO
AR93

8.2K/4

A

RTCCLK
ORTCR1

20M/4

ORTCXI

74LVC1G3157GW/SOT363

4

RTC

2

ORTCX
32.768K/12.5p/20ppm/TF38/35K/D

1

XI

ORTCXO

2

XO

RTC_INT-

3
4
9

VDD

8

CLKOUT

7

INT-

SCL

6

SMBCLK1

VSS
BGND

SDA

5

SMBDATA1

ORTCX
ORTC2
12P/4/NPO/50V/J/X

ORTC1
12P/4/NPO/50V/J/X

RTCVDD3
MCU_CLK <46>
Title

3

1

ORTCXI

SHW/D0.64*5.08*6.74
8

7

6

5

4

AM4 MISC
Size
Document Number
Custom

PCF85063TP/HWSON8

Date:
3

Rev

AX370-GAMING 5

Monday, January 16, 2017
2

Sheet

1.01
7
1

of

48

Vcore EDC =125A
Vcore 0.75~1.5V
VCORE

Vcore SOC EDC=75A
Vcore SOC 0.75~1.2V
VCORE_SOC

AM4L
POWER

VDDIO Max=15.5A
VDDIO_MEM AM4F

M7
N3
N6
P2
R7
T3
T6
T9
U2
U10
V9
V11
W3
W6
W 10
W 12
Y2
Y9
Y11
Y13
AA7
AA10
AA12
AB3
AB6
AB9
AB11
AB13
AC2
AC10

AC12
AD7
AD9
AD11
AD13
AE3
AE6
AE10
AE12
AF2
AF9
AF11
AF13
AG7
AG10
AG12
AG14
AG16
AG18
AG20
AG22
AG24
AG26
AH3
AH6
AH9
AH11
AH13
AH15
AH17

AH19
AH21
AH23
AH25
AH27
AJ2
AJ10
AJ12
AJ14
AJ22
AJ24
AK7
AK9
AK11
AK13
AL3
AL6
AL10
AL12
AL14
AM2
AM8
AN7
AN10
AN13
AP3
AP9
AP12
AR2
AT4

AU3
AU6
AU9
AU12
AU15
AV5
AV8
AV11
AV14

A_VDDP
POWER

VDDIO_MEM_S3

VDDP

VDDIO_MEM_S3

VDDP

VDDIO_MEM_S3

VDDP

VDDIO_MEM_S3

VDDP

VDDIO_MEM_S3

VDDP

VDDIO_MEM_S3

VDDP

VDDIO_MEM_S3

VDDP

VDDIO_MEM_S3

VDDP

VDDIO_MEM_S3

VDDP

AM18
AM19
AM20
AN18
AN19
AN20
AP18
AP19
AP20

VDDP Max=8.5A

VDDIO_MEM_S3
VDDIO_MEM_S3

A_Q1

VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3

AM15

VDDIO_AUDIO

1

3VDUAL

★ DONE

2

A_V15S5

3

VDDIO_MEM_S3

VDDIO AUDIO 1.5/1.8V
VDDIO AUDIO Max=0.25A
Realtek suggest: 1.5V

VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3

VIN

AM4 1.5V, 250mA
5

VOUT

A_V15S5

R1

GND
EN

4

FB

A_R5
1K/4/1
A_Q1_FB

A_BC2
22P/4/NPO/50V/J
A_V15S5

A_BC1
2.2u/4/X5R/6.3V/M

VDDIO_MEM_S3

Vout=0.8*(R1+R2)/R2

R2

A_R6
1.13K/4/1

VDDIO_MEM_S3
VDDIO_MEM_S3

VDD_18

VDDIO_MEM_S3

VDD_18

AJ20
AK20

A_BC6
2.2u/4/X5R/6.3V/M

A_VDD1V8
REGULATOR AP7365-WG-7 DII[10GL4-067365-01R]

VDD18 Max=2A

VDDIO_MEM_S3
VDDIO_MEM_S3

★ DONE

VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3

VDDCR_SOC_S5

VDDIO_MEM_S3
VDDIO_MEM_S3

VDD_33

VDDIO_MEM_S3

VDD_33

AJ21
AK21

For STR FAIL ISSUE

VCC3

VDD33 Max=0.25A

VDDIO_MEM_S3
VDDIO_MEM_S3

AC9
10u/6/X5R/6.3V/M

★ DONE

VDDIO_MEM_S3
VDDIO_MEM_S3

AC10
10u/6/X5R/6.3V/M

VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3

VDDIO_MEM_S3
VDDIO_MEM_S3

VDDP_S5

VDDIO_MEM_S3

VDDP_S5

AJ16
AJ17

A_VDDPS5

VDDP S5 Max=1A

VDDIO_MEM_S3
VDDIO_MEM_S3

3VDUAL

★ DONE

VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3

VDDCR_SOC_S5

VDDIO_MEM_S3

VDDCR_SOC_S5

AJ18
AK18

A_R3
8.2K/4/1

VDDCR_SOC_S5

VDDCR SOC S5 Max=0.9A

VDDIO_MEM_S3

A_VDD18S5

VDDIO_MEM_S3

A_C2
1u/4/X5R/6.3V/K

VDDIO_MEM_S3
VDDIO_MEM_S3

5VDUAL

VDDIO_MEM_S3

VDDIO_MEM_S3

VDD_18_S5

VDDIO_MEM_S3

VDD_18_S5

AJ15
AK15

1

A_VDD18S5
A_Q2_EN

VDDP18 S5 Max=0.5A

VDDIO_MEM_S3

A_R4
2.2/4

VDDIO_MEM_S3

★ DONE

VDDIO_MEM_S3
VDDIO_MEM_S3

A_Q2

POK

2

EN

3

3VDUAL

VIN

4

VDDIO_MEM_S3

CNTL

VDDIO_MEM_S3
VDDIO_MEM_S3

VDD_33_S5

VDDIO_MEM_S3

VDD_33_S5

AJ19

AK19

3VDUAL

A_C1
1u/4/X5R/6.3V/K

VDD33_S5 Max=0.25A

VDDIO_MEM_S3

HAC11
1u/4/X5R/6.3V/K

PGND

VDDIO_MEM_S3

9

K36
K39
L32
L35
L38
M29
M31
M34
M37
N28

N30
N33
N36
N39
P27
P29
P32
P35
P38
R28
R31
R34
R37
T27
T29
T33
T36
T39
U28
U30
U32
U35
U38
V27
V29
V31
V34
V37
W 28
W 33

W 34
W 36
W 39
Y27
Y29
Y31
Y32
Y35
Y38
AA28
AA34
AA37
AB27
AB29
AB31
AB32
AB33
AB36
AB39
AC28
AC30
AC32
AC35
AC38
AD27
AD29
AD31
AD34
AD37
AE28

AE30
AE33
AE36
AE39
AF27
AF29
AF32
AF35
AF38
AG33
AG34
AG35
AG37
AH39

GND

8

FB

7

VOUT

6

REFIN

5

R2

AM4 1.8V, 500mA

A_R1
127K/4/1

A_C3

A_C4

A_C5
1u/4/X5R/6.3V/K

A_Q2_FB
0.1u/4/X7R/16V/K/X
22u/8/X5R/6.3V/M

A_VDD18S5

R1

RT9018B-18GSP/SO8/3A

A_R2
100K/4/1

A_VDD18S5

0.8*[(R1+R2)/R1] = Vout

SPEC. MAX :1.9W.

A_C6
2.2u/4/X5R/6.3V/M

VDDIO_MEM_S3

★ DONE

VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3
VDDIO_MEM_S3

VDDBT_RTC_G

AL15

RTCVDD

VDDBT_RTC_G Max=4.5uA

AM4 REV 0.92
PART 6 OF 12

AM4/[10SC1-P01331-11R_10SC1-P01331-12R]
RTCVDD_A

RTCVDD

RTCVDD3

20mil

20mil

RTCVDD3

VBAT_2

RB

1

AR100

0/4/X

RTCVDD

1K/4/1

ABC14
0.1U/4/X7R/16V/K

ABC13
0.1U/4/X7R/16V/K

ABC16
1U/4/X5R/6.3V/K

ABC17
0.22U/4/X7R/16V/K

VDDCR_SOC

VDDCR_CPU

VDDCR_SOC

VDDCR_CPU

VDDCR_SOC

VDDCR_CPU

VDDCR_SOC

VDDCR_CPU

VDDCR_SOC

VDDCR_CPU