CPU8bit2 ppt

BÁO CÁO
PROJECT 03

Giảng viên hướng dẫn: TS. Hồ Khánh Lâm
Nhóm sinh viên thực hiện:
Nguyễn Chung Anh
Nguyễn Hữu Duy (TN)
Nguyễn Trọng Vinh
Project 03
TÌM HIỂU THIẾT KẾ CPU 8 BIT
Nội dung
»
 !"#
»
 !"$%&
»
'()*+),-(*
»
)*./
Nội dung
»
 !"#
FPGA (Field programmable Gate Array)
01,2
344#5667 
8(.(9
0:;:::
FPGA (Field programmable Gate Array)
>>
CLBs (FPGA)
>>

LUT (FPGA)
#.(<=#.3<
>?2
FPGA (Field programmable Gate Array)
FPGA (Field programmable Gate Array )
FPGA (Field programmable Gate Array )
FPGA (Field programmable Gate Array )
FPGA (Field programmable Gate Array )
FPGA (Field programmable Gate Array )
FPGA (Field programmable Gate Array )
FPGA (Field programmable Gate Array )
FPGA (Field programmable Gate Array )
»
@AB
CDE'FE''G<E'3EHEIABE'JK-(L*MN
C@AB*53EHE7HJF'AO *5K"EHE#
C@AB!P3!(LE*H(EQ'R'<'SEI
Nội dung
»
Tổng quan về FPGA
»
 !"$%&
VHDL (Very High Speed Itergrated Circuit )
TU01,V
WWW
*6576XE4YZ!P69 44*576*4
[*5G
\E]
]E./<
\*^7_5]

5 3`(+)*^
'^a*'()*+)
VHDL (Very High Speed Itergrated Circuit )
'b!(L
()*5cE
'OE*'d
Thiết kế mạch (VHDL)
0;$()*7e$%&
f;')*D3
;Z(KAgE'
-;h(b
\<'i`d+(d7*5 !P<'H*'(L.[(*53H*5R'E')*D3
V;'j<h(!P`kk(<'S7"7
Nội dung
»
Tổng quan về FPGA
»
Tổng quan về VHDL
»
'()*+),-(*
THIẾT KẾ CPU 8 BIT
»
'(L7!B
]**' ''(FE'.lJY
]*ZAm.(L,-(*
]*Z`g E'n0f-(*Y
'OE'(L`bGE7]*4h<'j<F'4h'oE!P.3(EEp-^Y
]*4h.L''^J!P5q'H'!r(EHEE')`]`g E'n*5OEX)<!P(HX)<Y
]*4h.L'o(E'bp*5R'E3`p(^Y
]*F'(L`s-]ClockY

]**J)t5 ,-(*Y
 (*J)t!P3,-(*Ek`g E'n.S.bG*.P##W'!P###'
THIẾT KẾ CPU 8 BIT
»
E'IE-]'r
THIẾT KẾ CPU 8 BIT
»
/<.L'Eu 